{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T22:41:42Z","timestamp":1725576102466},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,5,1]],"date-time":"2021-05-01T00:00:00Z","timestamp":1619827200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,5]]},"DOI":"10.1109\/imw51353.2021.9439626","type":"proceedings-article","created":{"date-parts":[[2021,5,31]],"date-time":"2021-05-31T22:40:32Z","timestamp":1622500832000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["First Study of P-Channel Vertical Split-Gate Flash Memory Device with Various Electron and Hole Injection Methods and Potential Future Possibility to Enable Functional Memory Circuits"],"prefix":"10.1109","author":[{"given":"Cheng-Lin","family":"Sung","sequence":"first","affiliation":[]},{"given":"Hang-Ting","family":"Lue","sequence":"additional","affiliation":[]},{"given":"Wei-Chen","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Tzu-Hsuan","family":"Hsu","sequence":"additional","affiliation":[]},{"given":"Keh-Chung","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Chih-Yuan","family":"Lu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC19947.2020.9062908"},{"key":"ref11","first-page":"1","article-title":"Novel Casestudy and Benchmarking of AlexNet for Edge Al: From CPU and GPU to FPGA","author":"al-ali","year":"0","journal-title":"2020 IEEE Canadian Conference on Electrical and Computer Engineering (CCECE)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2259512"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2389260"},{"key":"ref4","first-page":"341","article-title":"A novel p-channel NAND-type flash memory with 2-bit\/cell operation and high programming throughput (>20 MB\/sec)","author":"lue","year":"0","journal-title":"Proc Int Electron Devices Meeting (IEDM)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2005.852742"},{"key":"ref6","first-page":"139","article-title":"FGMOS based Gain Tunable and Low Power OTRA Circuit","author":"prasad","year":"0","journal-title":"2019 International Conference on Computing Power and Communication Technologies (GUCON)"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.887473"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3037017"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.808298"},{"key":"ref2","first-page":"111","article-title":"A Vertical Split-Gate Flash Memory Featuring High-Speed Source-Side Injection Programming, Read Disturb Free, and 100K Endurance for Embedded Flash (eFlash) Scaling and Computing-In-Memory (CIM)","author":"hsu","year":"0","journal-title":"Proc Int Electron Devices Meeting (IEDM)"},{"key":"ref1","article-title":"A Vertical 2T NOR (V2T) Architecture to Enable Scaling and Low-Power Solutions for NOR Flash Technology","author":"lue","year":"0","journal-title":"VLSI Symposia on Technology"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CCWC47524.2020.9031161"}],"event":{"name":"2021 IEEE International Memory Workshop (IMW)","start":{"date-parts":[[2021,5,16]]},"location":"Dresden, Germany","end":{"date-parts":[[2021,5,19]]}},"container-title":["2021 IEEE International Memory Workshop (IMW)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9439548\/9439588\/09439626.pdf?arnumber=9439626","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,5,10]],"date-time":"2022-05-10T15:41:47Z","timestamp":1652197307000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9439626\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/imw51353.2021.9439626","relation":{},"subject":[],"published":{"date-parts":[[2021,5]]}}}