{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,9]],"date-time":"2025-09-09T21:02:51Z","timestamp":1757451771498,"version":"3.37.3"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T00:00:00Z","timestamp":1651363200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,5,1]],"date-time":"2022-05-01T00:00:00Z","timestamp":1651363200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100004696","name":"Western Digital","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004696","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100002484","name":"Micron","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100002484","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,5]]},"DOI":"10.1109\/imw52921.2022.9779308","type":"proceedings-article","created":{"date-parts":[[2022,5,25]],"date-time":"2022-05-25T19:42:43Z","timestamp":1653507763000},"page":"1-4","source":"Crossref","is-referenced-by-count":3,"title":["Thermally stable, packaged aware LV HKMG platforms benchmark to enable low power I\/O for next 3D NAND generations"],"prefix":"10.1109","author":[{"given":"Alessio","family":"Spessot","sequence":"first","affiliation":[{"name":"imec.,Belgium,3001"}]},{"given":"Shairfe Muhammad","family":"Salahuddin","sequence":"additional","affiliation":[{"name":"imec.,Belgium,3001"}]},{"given":"Ricardo","family":"Escobar","sequence":"additional","affiliation":[{"name":"imec.,Belgium,3001"}]},{"given":"Romain","family":"Ritzenthaler","sequence":"additional","affiliation":[{"name":"imec.,Belgium,3001"}]},{"given":"Yang","family":"Xiang","sequence":"additional","affiliation":[{"name":"imec.,Belgium,3001"}]},{"given":"Rahul","family":"Budhwani","sequence":"additional","affiliation":[{"name":"imec.,Belgium,3001"}]},{"given":"Eugenio Dentoni","family":"Litta","sequence":"additional","affiliation":[{"name":"imec.,Belgium,3001"}]},{"given":"Elena","family":"Capogreco","sequence":"additional","affiliation":[{"name":"imec.,Belgium,3001"}]},{"given":"Joao","family":"Bastos","sequence":"additional","affiliation":[{"name":"imec.,Belgium,3001"}]},{"given":"Yangyin","family":"Chen","sequence":"additional","affiliation":[{"name":"Western Digital assignee at imec"}]},{"given":"Horiguchi","family":"Naoto","sequence":"additional","affiliation":[{"name":"imec.,Belgium,3001"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1002\/pssa.201532791"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.3024450"},{"key":"ref12","article-title":"DRAM Technology - History & Challenges","author":"cha","year":"0","journal-title":"IEDM Short Course"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409775"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993517"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2331371"},{"journal-title":"IEEE SSC","year":"2019","author":"hollis","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/4.881197"},{"journal-title":"CMOS current-mode circuits for data communications","year":"2007","author":"yuan","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.3390\/electronics9081315"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2018.8388775"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.ins.2014.01.015"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9366054"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838026"},{"key":"ref8","first-page":"422","article-title":"30.1 A 176-Stacked512Gb3b\/Cell 3D-NAND Flash with 10.8Gb\/mm2 Density with a Peripheral Circuit Under Cell Array Architecture","author":"park","year":"0","journal-title":"2021 IEEE International Solid-State Circuits Conference-(ISSCC)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9366003"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19574.2021.9720583"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICIS.2017.7960053"},{"key":"ref9","first-page":"1","article-title":"Gate-first TiAlN P-gate electrode for complexity effective high-k metal gate implementation","author":"ni","year":"0","journal-title":"Proceedings of Technical Program of 2012 VLSI Technology, System and Application"},{"key":"ref20","first-page":"240c","article-title":"A Sub-1.0V 20nm 5Gb\/s\/pin post-LPDDR3 I\/O interface with Low Voltage-Swing Terminated Logic and adaptive calibration scheme for mobile application","author":"cho","year":"0","journal-title":"2013 Symposiumon VLSI Circuits"}],"event":{"name":"2022 IEEE International Memory Workshop (IMW)","start":{"date-parts":[[2022,5,15]]},"location":"Dresden, Germany","end":{"date-parts":[[2022,5,18]]}},"container-title":["2022 IEEE International Memory Workshop (IMW)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9779263\/9779243\/09779308.pdf?arnumber=9779308","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,27]],"date-time":"2022-06-27T21:17:53Z","timestamp":1656364673000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9779308\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,5]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/imw52921.2022.9779308","relation":{},"subject":[],"published":{"date-parts":[[2022,5]]}}}