{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T15:21:02Z","timestamp":1772205662192,"version":"3.50.1"},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,5,1]],"date-time":"2023-05-01T00:00:00Z","timestamp":1682899200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,5,1]],"date-time":"2023-05-01T00:00:00Z","timestamp":1682899200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,5]]},"DOI":"10.1109\/imw56887.2023.10145823","type":"proceedings-article","created":{"date-parts":[[2023,6,12]],"date-time":"2023-06-12T17:56:55Z","timestamp":1686592615000},"page":"1-4","source":"Crossref","is-referenced-by-count":6,"title":["A Simulation Study of Scaling Capability toward 10nm for the 3D Stackable Gate-Controlled Thyristor (GCT) DRAM Device"],"prefix":"10.1109","author":[{"given":"Wei-Chen","family":"Chen","sequence":"first","affiliation":[{"name":"Macronix International Co., Ltd 16 Li-Hsin Road, Hsinchu Science Park,Hsinchu,Taiwan"}]},{"given":"Hang-Ting","family":"Lue","sequence":"additional","affiliation":[{"name":"Macronix International Co., Ltd 16 Li-Hsin Road, Hsinchu Science Park,Hsinchu,Taiwan"}]},{"given":"Tzu-Hsuan","family":"Hsu","sequence":"additional","affiliation":[{"name":"Macronix International Co., Ltd 16 Li-Hsin Road, Hsinchu Science Park,Hsinchu,Taiwan"}]},{"given":"Keh-Chung","family":"Wang","sequence":"additional","affiliation":[{"name":"Macronix International Co., Ltd 16 Li-Hsin Road, Hsinchu Science Park,Hsinchu,Taiwan"}]},{"given":"Chih-Yuan","family":"Lu","sequence":"additional","affiliation":[{"name":"Macronix International Co., Ltd 16 Li-Hsin Road, Hsinchu Science Park,Hsinchu,Taiwan"}]}],"member":"263","reference":[{"key":"ref7","first-page":"131","author":"lue","year":"2010","journal-title":"T-VLSI"},{"key":"ref4","first-page":"50","author":"oota","year":"2019","journal-title":"IEDM"},{"key":"ref3","first-page":"191","author":"chun","year":"2010","journal-title":"VLSI-C"},{"key":"ref6","first-page":"721","author":"radosavljevic","year":"2021","journal-title":"IEDM"},{"key":"ref5","first-page":"607","author":"chen","year":"2022","journal-title":"IEDM"},{"key":"ref2","year":"0","journal-title":"Hamada short course of VLSI-T 2021"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.2963911"}],"event":{"name":"2023 IEEE International Memory Workshop (IMW)","location":"Monterey, CA, USA","start":{"date-parts":[[2023,5,21]]},"end":{"date-parts":[[2023,5,24]]}},"container-title":["2023 IEEE International Memory Workshop (IMW)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10145914\/10145815\/10145823.pdf?arnumber=10145823","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,3]],"date-time":"2023-07-03T17:45:44Z","timestamp":1688406344000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10145823\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/imw56887.2023.10145823","relation":{},"subject":[],"published":{"date-parts":[[2023,5]]}}}