{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,16]],"date-time":"2026-05-16T09:19:06Z","timestamp":1778923146388,"version":"3.51.4"},"reference-count":17,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,5,1]],"date-time":"2023-05-01T00:00:00Z","timestamp":1682899200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,5,1]],"date-time":"2023-05-01T00:00:00Z","timestamp":1682899200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,5]]},"DOI":"10.1109\/imw56887.2023.10145825","type":"proceedings-article","created":{"date-parts":[[2023,6,12]],"date-time":"2023-06-12T13:56:55Z","timestamp":1686578215000},"page":"1-4","source":"Crossref","is-referenced-by-count":61,"title":["Trends and Future Challenges of 3D NAND Flash Memory"],"prefix":"10.1109","author":[{"given":"Sun Il","family":"Shim","sequence":"first","affiliation":[{"name":"Semiconductor R&D Center Samsung Electronics,Hwasung,Korea"}]},{"given":"Jaehoon","family":"Jang","sequence":"additional","affiliation":[{"name":"Semiconductor R&D Center Samsung Electronics,Hwasung,Korea"}]},{"given":"Jaihyuk","family":"Song","sequence":"additional","affiliation":[{"name":"Device Solution CTO Samsung Electronics,Hwasung,Korea"}]}],"member":"263","reference":[{"key":"ref1","first-page":"37","article-title":"Three dimensionally stacked NAND Flash memory technology using stacking single crystal Si layers on ILD and TANOS structure for beyond 30 nm node","author":"Jung","year":"2006","journal-title":"IEDM Tech. Dig."},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2007.4339708"},{"key":"ref3","first-page":"192","article-title":"Vertical cell array using TCAT (terabit cell array transistor) technology for ultra high density NAND Flash memory","volume-title":"Symp. VLSI Tech. Dig.","author":"Jang"},{"key":"ref4","first-page":"136","article-title":"Pipe-shaped BiCS Flash Memory with 16 Stacked Layers and Multi-Level-Cell Operation for Ultra High Density Storage Devices","volume-title":"VLSI Tech Symp. Dig.","author":"Katsumata"},{"key":"ref5","first-page":"188","article-title":"Multi-Layered Vertical Gate NAND Flash Overcoming Stacking Limit for Terabit Density Storage","volume-title":"VLSI Tech Symp. Dig.","author":"Kim"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614694"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9371959"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/SISPAD54002.2021.9592547"},{"key":"ref9","first-page":"136","article-title":"A 1Tb 3b\/Cell 8th Generation 3D-NAND Memory with 164MB\/s Write Throughput and a 2.4Gb\/s Interface","volume-title":"ISSCC Dig. Tech. Papers","author":"Kim"},{"key":"ref10","first-page":"136","article-title":"Highly Manufacturable 7th Generation 3D NAND Flash Memory with COP structure and Double Stack Process","volume-title":"VLSI Tech Symp. Dig.","author":"J Kim"},{"key":"ref11","first-page":"206","article-title":"Higly eliable Cell Characteristics with CSOB(Channelhole Sidewall ONO Butting) Scheme for 7th generation 3D-NAND","author":"J Kang","year":"2021","journal-title":"IEDM Tech Dig."},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19574.2021.9720583"},{"key":"ref13","article-title":"3D NAND Falsh Status and Trends","author":"Heineck","year":"2022","journal-title":"IMW Tech Dig."},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830465"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1088\/1361-6528\/ac189f"},{"key":"ref16","article-title":"Highly Stackable 3D Ferroeelctric NAND Devices: Beyond the Charge Trap Based Memory","author":"Yoon","year":"2022","journal-title":"IMW Tech Dig."},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830285"}],"event":{"name":"2023 IEEE International Memory Workshop (IMW)","location":"Monterey, CA, USA","start":{"date-parts":[[2023,5,21]]},"end":{"date-parts":[[2023,5,24]]}},"container-title":["2023 IEEE International Memory Workshop (IMW)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10145914\/10145815\/10145825.pdf?arnumber=10145825","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,18]],"date-time":"2025-08-18T19:26:46Z","timestamp":1755545206000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10145825\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/imw56887.2023.10145825","relation":{},"subject":[],"published":{"date-parts":[[2023,5]]}}}