{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T17:35:13Z","timestamp":1774978513600,"version":"3.50.1"},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,5,1]],"date-time":"2023-05-01T00:00:00Z","timestamp":1682899200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,5,1]],"date-time":"2023-05-01T00:00:00Z","timestamp":1682899200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,5]]},"DOI":"10.1109\/imw56887.2023.10145946","type":"proceedings-article","created":{"date-parts":[[2023,6,12]],"date-time":"2023-06-12T17:56:55Z","timestamp":1686592615000},"page":"1-4","source":"Crossref","is-referenced-by-count":11,"title":["Demonstration of multilevel multiply accumulate operations for AiMC using engineered a-IGZO transistors-based 2T1C gain cell arrays"],"prefix":"10.1109","author":[{"given":"Subhali","family":"Subhechha","sequence":"first","affiliation":[{"name":"imec, Kapeldreef 75,Leuven,Belgium,B-3001"}]},{"given":"Stefan","family":"Cosemans","sequence":"additional","affiliation":[{"name":"imec, Kapeldreef 75,Leuven,Belgium,B-3001"}]},{"given":"Attilio","family":"Belmonte","sequence":"additional","affiliation":[{"name":"imec, Kapeldreef 75,Leuven,Belgium,B-3001"}]},{"given":"Nouredine","family":"Rassoul","sequence":"additional","affiliation":[{"name":"imec, Kapeldreef 75,Leuven,Belgium,B-3001"}]},{"given":"Shamin Houshmand","family":"Sharifi","sequence":"additional","affiliation":[{"name":"imec, Kapeldreef 75,Leuven,Belgium,B-3001"}]},{"given":"Peter","family":"Debacker","sequence":"additional","affiliation":[{"name":"imec, Kapeldreef 75,Leuven,Belgium,B-3001"}]},{"given":"Diederik","family":"Verkest","sequence":"additional","affiliation":[{"name":"imec, Kapeldreef 75,Leuven,Belgium,B-3001"}]},{"given":"Romain","family":"Delhougne","sequence":"additional","affiliation":[{"name":"imec, Kapeldreef 75,Leuven,Belgium,B-3001"}]},{"given":"Gouri Sankar","family":"Kar","sequence":"additional","affiliation":[{"name":"imec, Kapeldreef 75,Leuven,Belgium,B-3001"}]}],"member":"263","reference":[{"key":"ref8","first-page":"292293","article-title":"Ultra-low Leakage IGZO-TFTs with Raised Source\/Drain for Vt >0V and Ion >30?A\/?m","author":"subhechha","year":"0","journal-title":"2022 IEEE Symposium on VLSI Technology and Circuits"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19574.2021.9720596"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT56182.2022.9933087"},{"key":"ref4","first-page":".2.1","article-title":"2-kbit Array of 3-D Monolithically-stacked IGZO FETs with Low SS-64mV\/dec, Ultra-low-leakage, Competitive ?-57cm2\/V-s Performance and Novel nMOSOnly Circuit Demonstration","author":"chand","year":"0","journal-title":"2021 Symposium on VLSI Technology"},{"key":"ref3","first-page":"t10.5.1-2","article-title":"First demonstration of sub-12nm Lg gate last IGZO-TFTs with oxygen tunnel architecture for front gate devices","author":"subhechha","year":"0","journal-title":"2021 Symposium on VLSI Technology"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.3025986"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JXCDC.2022.3188366"},{"key":"ref10","first-page":"1462","article-title":"Write-Verify Scheme for IGZO DRAM in Analog inMemory Computing","author":"caselli","year":"0","journal-title":"2022 IEEE International Symposium on Circuits and Systems (ISCAS)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.3390\/mi12080913"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993599"}],"event":{"name":"2023 IEEE International Memory Workshop (IMW)","location":"Monterey, CA, USA","start":{"date-parts":[[2023,5,21]]},"end":{"date-parts":[[2023,5,24]]}},"container-title":["2023 IEEE International Memory Workshop (IMW)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10145914\/10145815\/10145946.pdf?arnumber=10145946","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,3]],"date-time":"2023-07-03T17:45:42Z","timestamp":1688406342000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10145946\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/imw56887.2023.10145946","relation":{},"subject":[],"published":{"date-parts":[[2023,5]]}}}