{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,16]],"date-time":"2026-05-16T09:19:58Z","timestamp":1778923198231,"version":"3.51.4"},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,5,1]],"date-time":"2023-05-01T00:00:00Z","timestamp":1682899200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,5,1]],"date-time":"2023-05-01T00:00:00Z","timestamp":1682899200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,5]]},"DOI":"10.1109\/imw56887.2023.10145963","type":"proceedings-article","created":{"date-parts":[[2023,6,12]],"date-time":"2023-06-12T13:56:55Z","timestamp":1686578215000},"page":"1-4","source":"Crossref","is-referenced-by-count":9,"title":["Improvement of GIDL-assisted Erase by using Surrounded BL PAD Structure for VNAND"],"prefix":"10.1109","author":[{"given":"Suhwan","family":"Lim","sequence":"first","affiliation":[{"name":"Samsung Electronics Co., Ltd,Hwaseong-si,Gyeonggi-do,Republic of Korea"}]},{"given":"Samki","family":"Kim","sequence":"additional","affiliation":[{"name":"Samsung Electronics Co., Ltd,Hwaseong-si,Gyeonggi-do,Republic of Korea"}]},{"given":"Changhee","family":"Lee","sequence":"additional","affiliation":[{"name":"Samsung Electronics Co., Ltd,Hwaseong-si,Gyeonggi-do,Republic of Korea"}]},{"given":"Hyeongwon","family":"Choi","sequence":"additional","affiliation":[{"name":"Samsung Electronics Co., Ltd,Hwaseong-si,Gyeonggi-do,Republic of Korea"}]},{"given":"Nambin","family":"Kim","sequence":"additional","affiliation":[{"name":"Samsung Electronics Co., Ltd,Hwaseong-si,Gyeonggi-do,Republic of Korea"}]},{"given":"Jaehun","family":"Jung","sequence":"additional","affiliation":[{"name":"Samsung Electronics Co., Ltd,Hwaseong-si,Gyeonggi-do,Republic of Korea"}]},{"given":"Hanvit","family":"Yang","sequence":"additional","affiliation":[{"name":"Samsung Electronics Co., Ltd,Hwaseong-si,Gyeonggi-do,Republic of Korea"}]},{"given":"Tae-Hun","family":"Kim","sequence":"additional","affiliation":[{"name":"Samsung Electronics Co., Ltd,Hwaseong-si,Gyeonggi-do,Republic of Korea"}]},{"given":"Junhee","family":"Lim","sequence":"additional","affiliation":[{"name":"Samsung Electronics Co., Ltd,Hwaseong-si,Gyeonggi-do,Republic of Korea"}]},{"given":"Daewon","family":"Ha","sequence":"additional","affiliation":[{"name":"Samsung Electronics Co., Ltd,Hwaseong-si,Gyeonggi-do,Republic of Korea"}]},{"given":"Sunghoi","family":"Hur","sequence":"additional","affiliation":[{"name":"Samsung Electronics Co., Ltd,Hwaseong-si,Gyeonggi-do,Republic of Korea"}]},{"given":"Jaehoon","family":"Jang","sequence":"additional","affiliation":[{"name":"Samsung Electronics Co., Ltd,Hwaseong-si,Gyeonggi-do,Republic of Korea"}]},{"given":"Yu-Gyun","family":"Shin","sequence":"additional","affiliation":[{"name":"Samsung Electronics Co., Ltd,Hwaseong-si,Gyeonggi-do,Republic of Korea"}]},{"given":"Jaihyuk","family":"Song","sequence":"additional","affiliation":[{"name":"Samsung Electronics Co., Ltd,Hwaseong-si,Gyeonggi-do,Republic of Korea"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/s10825-019-01328-0"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2831902"},{"key":"ref6","article-title":"Insight Into Gate-Induced Drain Leakage in Silicon Nanowire Transistors","author":"fan","year":"2015","journal-title":"IEEE Transactions on Electron Devices"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.42.2073"},{"key":"ref2","article-title":"DNAND GIDL-Assisted Body Biasing for Erase Enabling CMOS Under Array (CUA) Architecture","author":"caillat","year":"2017","journal-title":"IEEE International Memory Workshop (IMW)"},{"key":"ref1","article-title":"Vertical Cell Array using TCAT(Terabit Cell Array Transistor) Technology for Ultra High Density NAND Flash Memory","author":"jang","year":"2009","journal-title":"Symposium on VLSI Technology"}],"event":{"name":"2023 IEEE International Memory Workshop (IMW)","location":"Monterey, CA, USA","start":{"date-parts":[[2023,5,21]]},"end":{"date-parts":[[2023,5,24]]}},"container-title":["2023 IEEE International Memory Workshop (IMW)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10145914\/10145815\/10145963.pdf?arnumber=10145963","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,3]],"date-time":"2023-07-03T13:45:54Z","timestamp":1688391954000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10145963\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/imw56887.2023.10145963","relation":{},"subject":[],"published":{"date-parts":[[2023,5]]}}}