{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,7]],"date-time":"2026-03-07T14:18:42Z","timestamp":1772893122702,"version":"3.50.1"},"reference-count":6,"publisher":"IEEE","license":[{"start":{"date-parts":[[2023,5,1]],"date-time":"2023-05-01T00:00:00Z","timestamp":1682899200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,5,1]],"date-time":"2023-05-01T00:00:00Z","timestamp":1682899200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2023,5]]},"DOI":"10.1109\/imw56887.2023.10145980","type":"proceedings-article","created":{"date-parts":[[2023,6,12]],"date-time":"2023-06-12T17:56:55Z","timestamp":1686592615000},"page":"1-4","source":"Crossref","is-referenced-by-count":6,"title":["7-Bit\/2Cell (X3.5), 9-Bit\/2Cell (X4.5) NAND Flash Memory: Half Bit technology"],"prefix":"10.1109","author":[{"given":"Noboru","family":"Shibata","sequence":"first","affiliation":[{"name":"Institute of Memory Technology Research & Development,Kioxia Corporation,Japan"}]},{"given":"Hironori","family":"Uchikawa","sequence":"additional","affiliation":[{"name":"Institute of Memory Technology Research & Development,Kioxia Corporation,Japan"}]},{"given":"Taira","family":"Shibuya","sequence":"additional","affiliation":[{"name":"Kioxia Corporation,Memory Div,Japan"}]},{"given":"Kenri","family":"Nakai","sequence":"additional","affiliation":[{"name":"Kioxia Corporation,Memory Div,Japan"}]},{"given":"Kosuke","family":"Yanagidaira","sequence":"additional","affiliation":[{"name":"Kioxia Corporation,Memory Div,Japan"}]},{"given":"Hirofumi","family":"Inoue","sequence":"additional","affiliation":[{"name":"Kioxia Corporation,Memory Development Strategy Div,Japan"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731110"},{"key":"ref3","first-page":"210","article-title":"A 1.33Tb 4-bit\/Cell 3D-Flash Memory on a 96Word-Line-Layer Technology","author":"shibata","year":"2019","journal-title":"ISSCC"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993609"},{"key":"ref5","first-page":"422","article-title":"A 19nm 112.8mm2 64Gb Multi-Level Flash Memory with 400Mb\/s\/pin 1.8V Toggle Mode Interface","author":"shibata","year":"2012","journal-title":"ISSCC"},{"key":"ref2","first-page":"246","article-title":"A 5.6MB\/s 64Gb 4b\/Cell NAND flash memory in 43nm","author":"trimh","year":"2009","journal-title":"ISSCC"},{"key":"ref1","first-page":"929","article-title":"A 70nm 16Gb 16-level-cell NAND flash memory","volume":"43","author":"shibata","year":"2008","journal-title":"JSSC"}],"event":{"name":"2023 IEEE International Memory Workshop (IMW)","location":"Monterey, CA, USA","start":{"date-parts":[[2023,5,21]]},"end":{"date-parts":[[2023,5,24]]}},"container-title":["2023 IEEE International Memory Workshop (IMW)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10145914\/10145815\/10145980.pdf?arnumber=10145980","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,7,3]],"date-time":"2023-07-03T17:45:52Z","timestamp":1688406352000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10145980\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,5]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/imw56887.2023.10145980","relation":{},"subject":[],"published":{"date-parts":[[2023,5]]}}}