{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,31]],"date-time":"2026-03-31T14:26:01Z","timestamp":1774967161250,"version":"3.50.1"},"reference-count":5,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,5,12]],"date-time":"2024-05-12T00:00:00Z","timestamp":1715472000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,5,12]],"date-time":"2024-05-12T00:00:00Z","timestamp":1715472000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,5,12]]},"DOI":"10.1109\/imw59701.2024.10536917","type":"proceedings-article","created":{"date-parts":[[2024,5,24]],"date-time":"2024-05-24T17:19:11Z","timestamp":1716571151000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["Improved 3D DRAM Design Based on Gate-Controlled Thyristor Featuring Two Asymmetrical Horizontal WL\u2019s and Vertical BL for Better Cell Size Scaling and Array Selection"],"prefix":"10.1109","author":[{"given":"Wei-Chen","family":"Chen","sequence":"first","affiliation":[{"name":"Macronix International Co., Ltd,Hsinchu,Taiwan"}]},{"given":"Hang-Ting","family":"Lue","sequence":"additional","affiliation":[{"name":"Macronix International Co., Ltd,Hsinchu,Taiwan"}]},{"given":"Ming-Hung","family":"Wu","sequence":"additional","affiliation":[{"name":"Macronix International Co., Ltd,Hsinchu,Taiwan"}]},{"given":"Yu-Tang","family":"Lin","sequence":"additional","affiliation":[{"name":"Macronix International Co., Ltd,Hsinchu,Taiwan"}]},{"given":"Keh-Chung","family":"Wang","sequence":"additional","affiliation":[{"name":"Macronix International Co., Ltd,Hsinchu,Taiwan"}]},{"given":"Chih-Yuan","family":"Lu","sequence":"additional","affiliation":[{"name":"Macronix International Co., Ltd,Hsinchu,Taiwan"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-30160-0_4153"},{"issue":"5","key":"ref2","volume":"6","author":"Chen","year":"2023","journal-title":"IEDM"},{"key":"ref3","volume-title":"Symp. VLSI-T TFS1-1","author":"Han"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"4486","DOI":"10.1109\/TED.2017.2751141","author":"Navarro","year":"2017","journal-title":"IEEE TED"},{"key":"ref5","first-page":"311","author":"Cho","year":"2005","journal-title":"IEDM"}],"event":{"name":"2024 IEEE International Memory Workshop (IMW)","location":"Seoul, Korea, Republic of","start":{"date-parts":[[2024,5,12]]},"end":{"date-parts":[[2024,5,15]]}},"container-title":["2024 IEEE International Memory Workshop (IMW)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10536936\/10536916\/10536917.pdf?arnumber=10536917","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,25]],"date-time":"2024-05-25T04:49:59Z","timestamp":1716612599000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10536917\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5,12]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/imw59701.2024.10536917","relation":{},"subject":[],"published":{"date-parts":[[2024,5,12]]}}}