{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,13]],"date-time":"2025-06-13T06:08:36Z","timestamp":1749794916943},"reference-count":8,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,5,12]],"date-time":"2024-05-12T00:00:00Z","timestamp":1715472000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,5,12]],"date-time":"2024-05-12T00:00:00Z","timestamp":1715472000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,5,12]]},"DOI":"10.1109\/imw59701.2024.10536947","type":"proceedings-article","created":{"date-parts":[[2024,5,24]],"date-time":"2024-05-24T17:19:11Z","timestamp":1716571151000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["Multi-Gate Access Transistor to Minimize GIDL Leakage Current for Scaling 2-tier Stacked 4F<sup>2<\/sup> DRAM Below Equivalent 10nm Node"],"prefix":"10.1109","author":[{"given":"Hang-Ting","family":"Lue","sequence":"first","affiliation":[{"name":"Macronix International Co., Ltd,Hsinchu,Taiwan"}]},{"given":"Wei-Chen","family":"Chen","sequence":"additional","affiliation":[{"name":"Macronix International Co., Ltd,Hsinchu,Taiwan"}]},{"given":"Yu-Tang","family":"Lin","sequence":"additional","affiliation":[{"name":"Macronix International Co., Ltd,Hsinchu,Taiwan"}]},{"given":"Keh-Chung","family":"Wang","sequence":"additional","affiliation":[{"name":"Macronix International Co., Ltd,Hsinchu,Taiwan"}]},{"given":"Chih-Yuan","family":"Lu","sequence":"additional","affiliation":[{"name":"Macronix International Co., Ltd,Hsinchu,Taiwan"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185290"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM45741.2023.10413828"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM45741.2023.10413741"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/iedm45741.2023.10413667"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM45741.2023.10413848"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM45741.2023.10413732"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/iedm45741.2023.10413772"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM45741.2023.10413786"}],"event":{"name":"2024 IEEE International Memory Workshop (IMW)","start":{"date-parts":[[2024,5,12]]},"location":"Seoul, Korea, Republic of","end":{"date-parts":[[2024,5,15]]}},"container-title":["2024 IEEE International Memory Workshop (IMW)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10536936\/10536916\/10536947.pdf?arnumber=10536947","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,25]],"date-time":"2024-05-25T04:50:10Z","timestamp":1716612610000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10536947\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5,12]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/imw59701.2024.10536947","relation":{},"subject":[],"published":{"date-parts":[[2024,5,12]]}}}