{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,21]],"date-time":"2025-12-21T06:24:09Z","timestamp":1766298249129},"reference-count":5,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,5,12]],"date-time":"2024-05-12T00:00:00Z","timestamp":1715472000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,5,12]],"date-time":"2024-05-12T00:00:00Z","timestamp":1715472000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,5,12]]},"DOI":"10.1109\/imw59701.2024.10536950","type":"proceedings-article","created":{"date-parts":[[2024,5,24]],"date-time":"2024-05-24T17:19:11Z","timestamp":1716571151000},"page":"1-4","source":"Crossref","is-referenced-by-count":1,"title":["A novel test and analysis scheme to elucidate tail bit characteristics in STT-MRAM arrays"],"prefix":"10.1109","author":[{"given":"W.","family":"Kim","sequence":"first","affiliation":[{"name":"Imec,Leuven,Belgium,3001"}]},{"given":"V.","family":"Pica","sequence":"additional","affiliation":[{"name":"Imec,Leuven,Belgium,3001"}]},{"given":"N.","family":"Jossart","sequence":"additional","affiliation":[{"name":"Imec,Leuven,Belgium,3001"}]},{"given":"F.","family":"Yasin","sequence":"additional","affiliation":[{"name":"Imec,Leuven,Belgium,3001"}]},{"given":"K.","family":"Wostyn","sequence":"additional","affiliation":[{"name":"Imec,Leuven,Belgium,3001"}]},{"given":"S.","family":"Couet","sequence":"additional","affiliation":[{"name":"Imec,Leuven,Belgium,3001"}]},{"given":"S.","family":"Rao","sequence":"additional","affiliation":[{"name":"Imec,Leuven,Belgium,3001"}]}],"member":"263","reference":[{"first-page":"1","volume-title":"IEEE IMW","author":"Rao","key":"ref1"},{"first-page":"10.6.1","volume-title":"IEEE IEDM","author":"Park","key":"ref2"},{"first-page":"1","volume-title":"IEEE VLSI","author":"Lee","key":"ref3"},{"first-page":"2.4.1","volume-title":"IEEE IEDM","author":"Alzate","key":"ref4"},{"first-page":"1","volume-title":"IEEE IRPS","author":"Worledge","key":"ref5"}],"event":{"name":"2024 IEEE International Memory Workshop (IMW)","start":{"date-parts":[[2024,5,12]]},"location":"Seoul, Korea, Republic of","end":{"date-parts":[[2024,5,15]]}},"container-title":["2024 IEEE International Memory Workshop (IMW)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10536936\/10536916\/10536950.pdf?arnumber=10536950","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,27]],"date-time":"2024-05-27T17:19:59Z","timestamp":1716830399000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10536950\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5,12]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/imw59701.2024.10536950","relation":{},"subject":[],"published":{"date-parts":[[2024,5,12]]}}}