{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,20]],"date-time":"2026-01-20T12:39:46Z","timestamp":1768912786220,"version":"3.49.0"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,5,12]],"date-time":"2024-05-12T00:00:00Z","timestamp":1715472000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,5,12]],"date-time":"2024-05-12T00:00:00Z","timestamp":1715472000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,5,12]]},"DOI":"10.1109\/imw59701.2024.10536958","type":"proceedings-article","created":{"date-parts":[[2024,5,24]],"date-time":"2024-05-24T17:19:11Z","timestamp":1716571151000},"page":"1-4","source":"Crossref","is-referenced-by-count":6,"title":["Heterogeneous Oxide Semiconductor FETs Comprising Planar FET and Vertical Channel FETs Monolithically Stacked on Si CMOS, Enabling 1-Mbit 3D DRAM"],"prefix":"10.1109","author":[{"given":"Hiroki","family":"Inoue","sequence":"first","affiliation":[{"name":"Semiconductor Energy Laboratory Co., Ltd.,Kanagawa,Japan"}]},{"given":"Takeya","family":"Hirose","sequence":"additional","affiliation":[{"name":"Semiconductor Energy Laboratory Co., Ltd.,Kanagawa,Japan"}]},{"given":"Toshiki","family":"Mizuguchi","sequence":"additional","affiliation":[{"name":"Semiconductor Energy Laboratory Co., Ltd.,Kanagawa,Japan"}]},{"given":"Yusuke","family":"Komura","sequence":"additional","affiliation":[{"name":"Semiconductor Energy Laboratory Co., Ltd.,Kanagawa,Japan"}]},{"given":"Toshihiko","family":"Saito","sequence":"additional","affiliation":[{"name":"Semiconductor Energy Laboratory Co., Ltd.,Kanagawa,Japan"}]},{"given":"Minato","family":"Ito","sequence":"additional","affiliation":[{"name":"Semiconductor Energy Laboratory Co., Ltd.,Kanagawa,Japan"}]},{"given":"Kiyotaka","family":"Kimura","sequence":"additional","affiliation":[{"name":"Semiconductor Energy Laboratory Co., Ltd.,Kanagawa,Japan"}]},{"given":"Tatsuya","family":"Onuki","sequence":"additional","affiliation":[{"name":"Semiconductor Energy Laboratory Co., Ltd.,Kanagawa,Japan"}]},{"given":"Yoshinori","family":"Ando","sequence":"additional","affiliation":[{"name":"Semiconductor Energy Laboratory Co., Ltd.,Kanagawa,Japan"}]},{"given":"Hiromi","family":"Sawai","sequence":"additional","affiliation":[{"name":"Semiconductor Energy Laboratory Co., Ltd.,Kanagawa,Japan"}]},{"given":"Tsutomu","family":"Murakawa","sequence":"additional","affiliation":[{"name":"Semiconductor Energy Laboratory Co., Ltd.,Kanagawa,Japan"}]},{"given":"Hitoshi","family":"Kunitake","sequence":"additional","affiliation":[{"name":"Semiconductor Energy Laboratory Co., Ltd.,Kanagawa,Japan"}]},{"given":"Takanori","family":"Matsuzaki","sequence":"additional","affiliation":[{"name":"Semiconductor Energy Laboratory Co., Ltd.,Kanagawa,Japan"}]},{"given":"Hajime","family":"Kimura","sequence":"additional","affiliation":[{"name":"Semiconductor Energy Laboratory Co., Ltd.,Kanagawa,Japan"}]},{"given":"Makoto","family":"Ikeda","sequence":"additional","affiliation":[{"name":"University of Tokyo,Tokyo,Japan"}]},{"given":"Shunpei","family":"Yamazaki","sequence":"additional","affiliation":[{"name":"Semiconductor Energy Laboratory Co., Ltd.,Kanagawa,Japan"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/iedm13553.2020.9372039"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/iedm45741.2023.10413772"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JEDS.2024.3372053"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.23919\/vlsitechnologyandcir57934.2023.10185263"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2017.8008580"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2632303"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.7567\/ssdm.2023.k-4-03"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/iedm45625.2022.10019502"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/iedm19573.2019.8993506"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.7567\/SSDM.2023.E-5-02"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.51.021201"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/iedm13553.2020.9371900"}],"event":{"name":"2024 IEEE International Memory Workshop (IMW)","location":"Seoul, Korea, Republic of","start":{"date-parts":[[2024,5,12]]},"end":{"date-parts":[[2024,5,15]]}},"container-title":["2024 IEEE International Memory Workshop (IMW)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10536936\/10536916\/10536958.pdf?arnumber=10536958","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,6,4]],"date-time":"2024-06-04T18:31:00Z","timestamp":1717525860000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10536958\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5,12]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/imw59701.2024.10536958","relation":{},"subject":[],"published":{"date-parts":[[2024,5,12]]}}}