{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,4]],"date-time":"2026-07-04T17:03:50Z","timestamp":1783184630362,"version":"3.54.6"},"reference-count":4,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,5,12]],"date-time":"2024-05-12T00:00:00Z","timestamp":1715472000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,5,12]],"date-time":"2024-05-12T00:00:00Z","timestamp":1715472000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,5,12]]},"DOI":"10.1109\/imw59701.2024.10536978","type":"proceedings-article","created":{"date-parts":[[2024,5,24]],"date-time":"2024-05-24T17:19:11Z","timestamp":1716571151000},"page":"1-4","source":"Crossref","is-referenced-by-count":11,"title":["A 3.75Mb Embedded RRAM IP on 40nm High-Voltage CMOS Technology"],"prefix":"10.1109","author":[{"given":"Yuan","family":"He","sequence":"first","affiliation":[{"name":"Tsinghua University,School of Integrated Circuits, Beijing Advanced Innovation Center for Integrated Circuits,Beijing"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chengxiang","family":"Ma","sequence":"additional","affiliation":[{"name":"Tsinghua University,School of Integrated Circuits, Beijing Advanced Innovation Center for Integrated Circuits,Beijing"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiangchao","family":"Ma","sequence":"additional","affiliation":[{"name":"Tsinghua University,School of Integrated Circuits, Beijing Advanced Innovation Center for Integrated Circuits,Beijing"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yilong","family":"Huang","sequence":"additional","affiliation":[{"name":"Tsinghua University,School of Integrated Circuits, Beijing Advanced Innovation Center for Integrated Circuits,Beijing"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Qianze","family":"Zheng","sequence":"additional","affiliation":[{"name":"Tsinghua University,School of Integrated Circuits, Beijing Advanced Innovation Center for Integrated Circuits,Beijing"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yue","family":"Xi","sequence":"additional","affiliation":[{"name":"Tsinghua University,School of Integrated Circuits, Beijing Advanced Innovation Center for Integrated Circuits,Beijing"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Qiumeng","family":"Wei","sequence":"additional","affiliation":[{"name":"Tsinghua University,School of Integrated Circuits, Beijing Advanced Innovation Center for Integrated Circuits,Beijing"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jianing","family":"Li","sequence":"additional","affiliation":[{"name":"Tsinghua University,School of Integrated Circuits, Beijing Advanced Innovation Center for Integrated Circuits,Beijing"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xiaodong","family":"He","sequence":"additional","affiliation":[{"name":"Semiconductor Technology Innovation Center (Beijing),Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yongqin","family":"Wu","sequence":"additional","affiliation":[{"name":"Semiconductor Technology Innovation Center (Beijing),Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Weihai","family":"Bu","sequence":"additional","affiliation":[{"name":"Semiconductor Technology Innovation Center (Beijing),Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kai","family":"Zheng","sequence":"additional","affiliation":[{"name":"Semiconductor Technology Innovation Center (Beijing),Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jin","family":"Kang","sequence":"additional","affiliation":[{"name":"Semiconductor Technology Innovation Center (Beijing),Beijing,China"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jianshi","family":"Tang","sequence":"additional","affiliation":[{"name":"Tsinghua University,School of Integrated Circuits, Beijing Advanced Innovation Center for Integrated Circuits,Beijing"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bin","family":"Gao","sequence":"additional","affiliation":[{"name":"Tsinghua University,School of Integrated Circuits, Beijing Advanced Innovation Center for Integrated Circuits,Beijing"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dong","family":"Wu","sequence":"additional","affiliation":[{"name":"Tsinghua University,School of Integrated Circuits, Beijing Advanced Innovation Center for Integrated Circuits,Beijing"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"He","family":"Qian","sequence":"additional","affiliation":[{"name":"Tsinghua University,School of Integrated Circuits, Beijing Advanced Innovation Center for Integrated Circuits,Beijing"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Huaqiang","family":"Wu","sequence":"additional","affiliation":[{"name":"Tsinghua University,School of Integrated Circuits, Beijing Advanced Innovation Center for Integrated Circuits,Beijing"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/iedm19574.2021.9720557"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IMW56887.2023.10145951"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830374"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830289"}],"event":{"name":"2024 IEEE International Memory Workshop (IMW)","location":"Seoul, Korea, Republic of","start":{"date-parts":[[2024,5,12]]},"end":{"date-parts":[[2024,5,15]]}},"container-title":["2024 IEEE International Memory Workshop (IMW)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10536936\/10536916\/10536978.pdf?arnumber=10536978","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,25]],"date-time":"2024-05-25T04:50:39Z","timestamp":1716612639000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10536978\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5,12]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/imw59701.2024.10536978","relation":{},"subject":[],"published":{"date-parts":[[2024,5,12]]}}}