{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T00:24:26Z","timestamp":1775003066254,"version":"3.50.1"},"reference-count":9,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,5,12]],"date-time":"2024-05-12T00:00:00Z","timestamp":1715472000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,5,12]],"date-time":"2024-05-12T00:00:00Z","timestamp":1715472000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,5,12]]},"DOI":"10.1109\/imw59701.2024.10536982","type":"proceedings-article","created":{"date-parts":[[2024,5,24]],"date-time":"2024-05-24T17:19:11Z","timestamp":1716571151000},"page":"1-4","source":"Crossref","is-referenced-by-count":8,"title":["Design Framework for Ferroelectric Gate Stack Engineering of Vertical NAND Structures for Efficient TLC and QLC Operation"],"prefix":"10.1109","author":[{"given":"Dipjyoti","family":"Das","sequence":"first","affiliation":[{"name":"Georgia Tech,School of ECE,GA,USA"}]},{"given":"Lance","family":"Fernandes","sequence":"additional","affiliation":[{"name":"Georgia Tech,School of ECE,GA,USA"}]},{"given":"Prasanna Venkatesan","family":"Ravindran","sequence":"additional","affiliation":[{"name":"Georgia Tech,School of ECE,GA,USA"}]},{"given":"Taeyoung","family":"Song","sequence":"additional","affiliation":[{"name":"Georgia Tech,School of ECE,GA,USA"}]},{"given":"Chinsung","family":"Park","sequence":"additional","affiliation":[{"name":"Georgia Tech,School of ECE,GA,USA"}]},{"given":"Nashrah","family":"Afroze","sequence":"additional","affiliation":[{"name":"Georgia Tech,School of ECE,GA,USA"}]},{"given":"Mengkun","family":"Tian","sequence":"additional","affiliation":[{"name":"Georgia Tech,Institute of Materials,GA,USA"}]},{"given":"Hang","family":"Chen","sequence":"additional","affiliation":[{"name":"Georgia Tech,Institute of Electronics & Nanotechnology,GA,USA"}]},{"given":"Winston","family":"Chem","sequence":"additional","affiliation":[{"name":"Georgia Tech,School of ECE,GA,USA"}]},{"given":"Kijoon","family":"Kim","sequence":"additional","affiliation":[{"name":"Samsung Electronics Co., Ltd,Semiconductor Research and Development,South Korea"}]},{"given":"Jongho","family":"Woo","sequence":"additional","affiliation":[{"name":"Samsung Electronics Co., Ltd,Semiconductor Research and Development,South Korea"}]},{"given":"Suhwan","family":"Lim","sequence":"additional","affiliation":[{"name":"Samsung Electronics Co., Ltd,Semiconductor Research and Development,South Korea"}]},{"given":"Kwangsoo","family":"Kim","sequence":"additional","affiliation":[{"name":"Samsung Electronics Co., Ltd,Semiconductor Research and Development,South Korea"}]},{"given":"Wanki","family":"Kim","sequence":"additional","affiliation":[{"name":"Samsung Electronics Co., Ltd,Semiconductor Research and Development,South Korea"}]},{"given":"Daewon","family":"Ha","sequence":"additional","affiliation":[{"name":"Samsung Electronics Co., Ltd,Semiconductor Research and Development,South Korea"}]},{"given":"Shimeng","family":"Yu","sequence":"additional","affiliation":[{"name":"Georgia Tech,School of ECE,GA,USA"}]},{"given":"Suman","family":"Datta","sequence":"additional","affiliation":[{"name":"Georgia Tech,School of ECE,GA,USA"}]},{"given":"Asif","family":"Khan","sequence":"additional","affiliation":[{"name":"Georgia Tech,School of ECE,GA,USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM45741.2023.10413720"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614710"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT49897.2020.9278015"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM45741.2023.10413697"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM45741.2023.10413820"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185294"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2020.107930"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/EDTM58488.2024.10511400"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IMW52921.2022.9779292"}],"event":{"name":"2024 IEEE International Memory Workshop (IMW)","location":"Seoul, Korea, Republic of","start":{"date-parts":[[2024,5,12]]},"end":{"date-parts":[[2024,5,15]]}},"container-title":["2024 IEEE International Memory Workshop (IMW)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10536936\/10536916\/10536982.pdf?arnumber=10536982","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,25]],"date-time":"2024-05-25T04:50:43Z","timestamp":1716612643000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10536982\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5,12]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/imw59701.2024.10536982","relation":{},"subject":[],"published":{"date-parts":[[2024,5,12]]}}}