{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,26]],"date-time":"2026-07-26T15:44:35Z","timestamp":1785080675928,"version":"3.55.0"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,5,12]],"date-time":"2024-05-12T00:00:00Z","timestamp":1715472000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,5,12]],"date-time":"2024-05-12T00:00:00Z","timestamp":1715472000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,5,12]]},"DOI":"10.1109\/imw59701.2024.10536984","type":"proceedings-article","created":{"date-parts":[[2024,5,24]],"date-time":"2024-05-24T17:19:11Z","timestamp":1716571151000},"page":"1-4","source":"Crossref","is-referenced-by-count":5,"title":["Modeling and Simulation for DRAM and Flash Memory Technology Exploration and Development"],"prefix":"10.1109","author":[{"given":"Xi-Wei","family":"Lin","sequence":"first","affiliation":[{"name":"Synopsys, Inc.,Sunnyvale,CA,U.S.A."}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Salvatore Maria","family":"Amoroso","sequence":"additional","affiliation":[{"name":"Synopsys Northen Europe Ltd,Glasgow,UK"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ko-Hsin","family":"Lee","sequence":"additional","affiliation":[{"name":"Synopsys Taiwan,Hsinchu,Taiwan R.O.C."}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Meng Hsuan","family":"Ke","sequence":"additional","affiliation":[{"name":"Synopsys Taiwan,Hsinchu,Taiwan R.O.C."}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tue","family":"Gunst","sequence":"additional","affiliation":[{"name":"Synopsys Denmark,Copenhagen,Denmark"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Pavel","family":"Tikhomirov","sequence":"additional","affiliation":[{"name":"Synopsys Switzerland LLC,Zurich,Switzerland"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Plamen","family":"Asenov","sequence":"additional","affiliation":[{"name":"Synopsys Northen Europe Ltd,Glasgow,UK"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9372125"},{"key":"ref2","article-title":"Memory Process and Integration Challenges: DRAM & NAND","author":"Choe","year":"2022","journal-title":"TechInsights"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/essderc.2011.6044197"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/iedm45741.2023.10413667"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185290"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IMW56887.2023.10145825"},{"key":"ref7","volume-title":"SentaurusTM Device, Process, Interconnect, and Topography User Guides, Version V-2023.09","year":"2023"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2024.3357615"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/SISPAD54002.2021.9592563"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1021\/acs.jpca.9b08723"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2915318"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2019.2891260"},{"key":"ref13","volume-title":"Garand User Guide supplement for 3D-NAND, Version V-2023.09","year":"2023"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICEE56203.2022.10118244"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2022.3171176"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2019.2954621"},{"key":"ref17","volume-title":"SentaurusTM Process Explorer User Guides, Version V-2023.09","year":"2023"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19574.2021.9720585"},{"key":"ref19","article-title":"Theoretical Limit of TiSi2 Contact Resistance","author":"Jeong","year":"2023","journal-title":"SISPAD"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM45741.2023.10413732"}],"event":{"name":"2024 IEEE International Memory Workshop (IMW)","location":"Seoul, Korea, Republic of","start":{"date-parts":[[2024,5,12]]},"end":{"date-parts":[[2024,5,15]]}},"container-title":["2024 IEEE International Memory Workshop (IMW)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10536936\/10536916\/10536984.pdf?arnumber=10536984","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,25]],"date-time":"2024-05-25T04:50:47Z","timestamp":1716612647000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10536984\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,5,12]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/imw59701.2024.10536984","relation":{},"subject":[],"published":{"date-parts":[[2024,5,12]]}}}