{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T15:23:52Z","timestamp":1772205832985,"version":"3.50.1"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,5,18]],"date-time":"2025-05-18T00:00:00Z","timestamp":1747526400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,18]],"date-time":"2025-05-18T00:00:00Z","timestamp":1747526400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,5,18]]},"DOI":"10.1109\/imw61990.2025.11026931","type":"proceedings-article","created":{"date-parts":[[2025,6,12]],"date-time":"2025-06-12T13:40:04Z","timestamp":1749735604000},"page":"1-4","source":"Crossref","is-referenced-by-count":3,"title":["Monolithic 3D Stackable DRAM Design with BEOL-Compatible Oxide Channel Access Transistor"],"prefix":"10.1109","author":[{"given":"Po-Kai","family":"Hsu","sequence":"first","affiliation":[{"name":"Georgia Institute of Technology,School of Electrical and Computer Engineering,Atlanta,GA,USA"}]},{"given":"Sungwon","family":"Cho","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology,School of Electrical and Computer Engineering,Atlanta,GA,USA"}]},{"given":"Janak","family":"Sharda","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology,School of Electrical and Computer Engineering,Atlanta,GA,USA"}]},{"given":"Hyeonwoo","family":"Park","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology,School of Electrical and Computer Engineering,Atlanta,GA,USA"}]},{"given":"Suman","family":"Datta","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology,School of Electrical and Computer Engineering,Atlanta,GA,USA"}]},{"given":"Shimeng","family":"Yu","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology,School of Electrical and Computer Engineering,Atlanta,GA,USA"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"VLSI","author":"Han"},{"key":"ref2","volume-title":"IEDM","author":"Chen"},{"key":"ref3","volume-title":"IEDM","author":"Chen"},{"key":"ref4","volume-title":"VLSI","author":"Choi"},{"key":"ref5","volume-title":"VLSI","author":"Aabrar"},{"key":"ref6","volume-title":"IEDM","author":"Sarker"},{"key":"ref7","volume-title":"SNW","author":"Wu"},{"key":"ref8","volume-title":"TED","author":"Wu"},{"key":"ref9","volume-title":"IEDM","author":"Chen"},{"key":"ref10","article-title":"DDR5 SDRAM Specification","year":"2021","journal-title":"JESD79-5A"},{"key":"ref11","article-title":"Revolutionary 32 Gb DRAM Chip: Advanced Node and Unmatched Capacity"},{"key":"ref12","volume-title":"AICAS","author":"Sharda"},{"key":"ref13","volume-title":"ICCAD","author":"Kao"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/mm.1986.304700"},{"key":"ref15","volume-title":"TCAS-I","author":"Lee"},{"key":"ref16","article-title":"NVIDIA H100 Tensor Core GPU","year":"2024","journal-title":"2024 Data Sheet"}],"event":{"name":"2025 IEEE International Memory Workshop (IMW)","location":"Monterey, CA, USA","start":{"date-parts":[[2025,5,18]]},"end":{"date-parts":[[2025,5,21]]}},"container-title":["2025 IEEE International Memory Workshop (IMW)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11026918\/11026883\/11026931.pdf?arnumber=11026931","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,10]],"date-time":"2025-11-10T18:44:40Z","timestamp":1762800280000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11026931\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,18]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/imw61990.2025.11026931","relation":{},"subject":[],"published":{"date-parts":[[2025,5,18]]}}}