{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,14]],"date-time":"2025-06-14T04:03:37Z","timestamp":1749873817349,"version":"3.41.0"},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,5,18]],"date-time":"2025-05-18T00:00:00Z","timestamp":1747526400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,18]],"date-time":"2025-05-18T00:00:00Z","timestamp":1747526400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,5,18]]},"DOI":"10.1109\/imw61990.2025.11026946","type":"proceedings-article","created":{"date-parts":[[2025,6,12]],"date-time":"2025-06-12T17:40:04Z","timestamp":1749750004000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["On-Chip Capacitors with Wall-Type Structure in 9th Generation 3D VNAND Flash Memory"],"prefix":"10.1109","author":[{"given":"Tae-Gon","family":"Lee","sequence":"first","affiliation":[{"name":"Samsung Electronics Company,Flash Process Architecture Team,Hwaseong,South Korea,18448"}]},{"given":"Ji-Eun","family":"Ha","sequence":"additional","affiliation":[{"name":"Samsung Electronics Company,Flash Process Architecture Team,Hwaseong,South Korea,18448"}]},{"given":"Kang-In","family":"Lee","sequence":"additional","affiliation":[{"name":"Samsung Electronics Company,Flash Process Architecture Team,Hwaseong,South Korea,18448"}]},{"given":"Jung-Hwan","family":"Lee","sequence":"additional","affiliation":[{"name":"Samsung Electronics Company,Flash Process Architecture Team,Hwaseong,South Korea,18448"}]},{"given":"Hyung-Geun","family":"Yook","sequence":"additional","affiliation":[{"name":"Samsung Electronics Company,Flash Process Architecture Team,Hwaseong,South Korea,18448"}]},{"given":"In-Chul","family":"Shin","sequence":"additional","affiliation":[{"name":"Samsung Electronics Company,Flash Process Architecture Team,Hwaseong,South Korea,18448"}]},{"given":"Jang-Hwan","family":"Jeong","sequence":"additional","affiliation":[{"name":"Samsung Electronics Company,Flash Process Architecture Team,Hwaseong,South Korea,18448"}]},{"given":"Min-Kyu","family":"Kang","sequence":"additional","affiliation":[{"name":"Samsung Electronics Company,Flash Process Architecture Team,Hwaseong,South Korea,18448"}]},{"given":"Joon-Sung","family":"Lim","sequence":"additional","affiliation":[{"name":"Samsung Electronics Company,Flash Process Architecture Team,Hwaseong,South Korea,18448"}]},{"given":"Kyungyoon","family":"Noh","sequence":"additional","affiliation":[{"name":"Samsung Electronics Company,Flash Process Architecture Team,Hwaseong,South Korea,18448"}]},{"given":"Seungwan","family":"Hong","sequence":"additional","affiliation":[{"name":"Samsung Electronics Company,Flash Process Architecture Team,Hwaseong,South Korea,18448"}]},{"given":"Sung-Hoi","family":"Hur","sequence":"additional","affiliation":[{"name":"Samsung Electronics Company,Device Solutions,Hwaseong,South Korea,18448"}]}],"member":"263","reference":[{"article-title":"Vertical cell array using TCAT (Terabit Cell Array Transistor) technology for ultra high density NAND flash memory","volume-title":"2009 Symposium on VLSI Technology","author":"Jang","key":"ref1"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454343"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731640"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICEIC54506.2022.9748730"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/imw56887.2023.10145937"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9366054"},{"volume-title":"US patent application","author":"Lee","key":"ref7"}],"event":{"name":"2025 IEEE International Memory Workshop (IMW)","start":{"date-parts":[[2025,5,18]]},"location":"Monterey, CA, USA","end":{"date-parts":[[2025,5,21]]}},"container-title":["2025 IEEE International Memory Workshop (IMW)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11026918\/11026883\/11026946.pdf?arnumber=11026946","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,13]],"date-time":"2025-06-13T05:41:04Z","timestamp":1749793264000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11026946\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,18]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/imw61990.2025.11026946","relation":{},"subject":[],"published":{"date-parts":[[2025,5,18]]}}}