{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T23:25:53Z","timestamp":1780356353447,"version":"3.54.1"},"reference-count":16,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,5,18]],"date-time":"2025-05-18T00:00:00Z","timestamp":1747526400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,18]],"date-time":"2025-05-18T00:00:00Z","timestamp":1747526400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,5,18]]},"DOI":"10.1109\/imw61990.2025.11026954","type":"proceedings-article","created":{"date-parts":[[2025,6,12]],"date-time":"2025-06-12T17:40:04Z","timestamp":1749750004000},"page":"1-4","source":"Crossref","is-referenced-by-count":4,"title":["Future Technology Outlook on DRAM\/Flash Memories for More Moore and More Than Moore"],"prefix":"10.1109","author":[{"given":"Su Jin","family":"Ahn","sequence":"first","affiliation":[{"name":"Samsung Electronics Co. Ltd.,Semiconductor R&D Center,Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Young Guen","family":"Song","sequence":"additional","affiliation":[{"name":"Samsung Electronics Co. Ltd.,Semiconductor R&D Center,Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dongguk","family":"Cho","sequence":"additional","affiliation":[{"name":"Samsung Electronics Co. Ltd.,Semiconductor R&D Center,Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Daewon","family":"Ha","sequence":"additional","affiliation":[{"name":"Samsung Electronics Co. Ltd.,Semiconductor R&D Center,Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Wanki","family":"Kim","sequence":"additional","affiliation":[{"name":"Samsung Electronics Co. Ltd.,Semiconductor R&D Center,Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kwangmin","family":"Park","sequence":"additional","affiliation":[{"name":"Samsung Electronics Co. Ltd.,Semiconductor R&D Center,Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kwangjin","family":"Moon","sequence":"additional","affiliation":[{"name":"Samsung Electronics Co. Ltd.,Semiconductor R&D Center,Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jin-Woo","family":"Han","sequence":"additional","affiliation":[{"name":"Samsung Electronics Co. Ltd.,Semiconductor R&D Center,Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Seon Il","family":"Shim","sequence":"additional","affiliation":[{"name":"Samsung Electronics Co. Ltd.,Semiconductor R&D Center,Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sangjin","family":"Hyun","sequence":"additional","affiliation":[{"name":"Samsung Electronics Co. Ltd.,Semiconductor R&D Center,Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jaihyuk","family":"Song","sequence":"additional","affiliation":[{"name":"Samsung Electronics Co. Ltd.,Semiconductor R&D Center,Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","first-page":"1","article-title":"Highly Manufacturable, Cost-Effective, and Monolithically Stackable 4F 2 Single-Gated IGZO Vertical Channel Transistor (VCT) for sub-10nm DRAM","volume-title":"IEDM","author":"Ha"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2006.1638044"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185290"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1088\/1402-4896\/ad2da2"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.3390\/mi13091476"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM45741.2023.10413704"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IMW59701.2024.10536968"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1002\/adma.202200659"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM45741.2023.10413820"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2021.3111386"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46783.2024.10631471"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/IMW56887.2023.10145825"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC51906.2022.00114"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC51909.2023.00178"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.23919\/vlsicircuits52068.2021.9492421"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2023.3265529"}],"event":{"name":"2025 IEEE International Memory Workshop (IMW)","location":"Monterey, CA, USA","start":{"date-parts":[[2025,5,18]]},"end":{"date-parts":[[2025,5,21]]}},"container-title":["2025 IEEE International Memory Workshop (IMW)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11026918\/11026883\/11026954.pdf?arnumber=11026954","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,13]],"date-time":"2025-06-13T05:31:51Z","timestamp":1749792711000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11026954\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,18]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/imw61990.2025.11026954","relation":{},"subject":[],"published":{"date-parts":[[2025,5,18]]}}}