{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,14]],"date-time":"2025-06-14T04:03:40Z","timestamp":1749873820759,"version":"3.41.0"},"reference-count":13,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,5,18]],"date-time":"2025-05-18T00:00:00Z","timestamp":1747526400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,5,18]],"date-time":"2025-05-18T00:00:00Z","timestamp":1747526400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,5,18]]},"DOI":"10.1109\/imw61990.2025.11026975","type":"proceedings-article","created":{"date-parts":[[2025,6,12]],"date-time":"2025-06-12T17:40:04Z","timestamp":1749750004000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["STT-MRAM Antifuse Macro for Memory, SoC, and FPGA Chips"],"prefix":"10.1109","author":[{"given":"S. M.","family":"Alam","sequence":"first","affiliation":[{"name":"Everspin Technologies, Inc.,Chandler,Arizona,USA"}]},{"given":"X.","family":"Zhang","sequence":"additional","affiliation":[{"name":"Everspin Technologies, Inc.,Chandler,Arizona,USA"}]},{"given":"H.","family":"Xu","sequence":"additional","affiliation":[{"name":"Everspin Technologies, Inc.,Chandler,Arizona,USA"}]},{"given":"M.","family":"Sadd","sequence":"additional","affiliation":[{"name":"Everspin Technologies, Inc.,Chandler,Arizona,USA"}]},{"given":"M.","family":"DeHerrera","sequence":"additional","affiliation":[{"name":"Everspin Technologies, Inc.,Chandler,Arizona,USA"}]},{"given":"S.","family":"Ikegawa","sequence":"additional","affiliation":[{"name":"Everspin Technologies, Inc.,Chandler,Arizona,USA"}]},{"given":"F. B.","family":"Mancoff","sequence":"additional","affiliation":[{"name":"Everspin Technologies, Inc.,Chandler,Arizona,USA"}]},{"given":"K.","family":"Nagel","sequence":"additional","affiliation":[{"name":"Everspin Technologies, Inc.,Chandler,Arizona,USA"}]},{"given":"Y.","family":"Kim","sequence":"additional","affiliation":[{"name":"Everspin Technologies, Inc.,Chandler,Arizona,USA"}]},{"given":"S.","family":"Aggarwal","sequence":"additional","affiliation":[{"name":"Everspin Technologies, Inc.,Chandler,Arizona,USA"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2009.09.007"},{"article-title":"Scalability, Security and Reliability with One-Time Programmable Non-Volatile Memory","year":"2018","author":"Cooper","key":"ref2"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067837"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993516"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IMW52921.2022.9779276"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM45625.2022.10019513"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2018.8353678"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2013.2243133"},{"key":"ref9","first-page":"21.5.1","article-title":"Technology for reliable spin-torque MRAM product","author":"Slaughter","year":"2016","journal-title":"IEDM Tech. Dig."},{"author":"Kirshner","key":"ref10","article-title":"New Opportunities for OTP NVM"},{"key":"ref11","article-title":"Everspin Expands High-Reliability MRAM Portfolio with New Automotive-Grade Offerings"},{"key":"ref12","article-title":"A Complete Overview of FPGAs for Space Applications"},{"key":"ref13","article-title":"Everspin Signs Contract to Provide MRAM IP, Design and Manufacturing Services for Strategic Radiation Hardened FPGA Technology"}],"event":{"name":"2025 IEEE International Memory Workshop (IMW)","start":{"date-parts":[[2025,5,18]]},"location":"Monterey, CA, USA","end":{"date-parts":[[2025,5,21]]}},"container-title":["2025 IEEE International Memory Workshop (IMW)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11026918\/11026883\/11026975.pdf?arnumber=11026975","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,13]],"date-time":"2025-06-13T05:46:13Z","timestamp":1749793573000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11026975\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,18]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/imw61990.2025.11026975","relation":{},"subject":[],"published":{"date-parts":[[2025,5,18]]}}}