{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T17:48:12Z","timestamp":1729619292276,"version":"3.28.0"},"reference-count":28,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,7]]},"DOI":"10.1109\/indin.2013.6622878","type":"proceedings-article","created":{"date-parts":[[2013,10,17]],"date-time":"2013-10-17T17:49:48Z","timestamp":1382032188000},"page":"177-184","source":"Crossref","is-referenced-by-count":13,"title":["UML state machine implementation in FPGA devices by means of dual model and Verilog"],"prefix":"10.1109","author":[{"given":"Michal","family":"Doligalski","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marian","family":"Adamski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2012.6219016"},{"key":"17","first-page":"80","article-title":"Behavioral specification of the logic controllers by means of the hierarchical configurable Petri nets","author":"doligalski","year":"2012","journal-title":"Proceedings of 11th IFAC\/IEEE International Conference on Programmable Devices and Embedded Systems-PDeS 2012"},{"key":"18","article-title":"Formal reasoning in logic design of reconfigurable controllers","author":"adamski","year":"2012","journal-title":"Proceedings of 11th IFAC\/IEEE International Conference on Programmable Devices and Embedded Systems PDeS'12"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/1921532.1921561"},{"key":"16","volume":"356","author":"karatkevich","year":"2007","journal-title":"Dynamic Analysis of Petri Net-Based Discrete Systems ser Lecture Notes in Control and Information Sciences"},{"key":"13","first-page":"11","article-title":"Deadlocks detection in logic controllers by means of using gentzen reasoning method (in Polish)","volume":"6","author":"tkacz","year":"2006","journal-title":"Measurement Automation and Monitoring"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.2478\/v10006-011-0030-1"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-27579-1_44"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/IB2COM.2010.5723633"},{"key":"21","first-page":"483","article-title":"Using of expert system for automatic generation of output artifacts for the define interfaces and system operations activities in UML components method (in Polish)","volume":"2","author":"gratkowski","year":"2005","journal-title":"The Computer Methods and Systems-CMS '05 V Conference"},{"key":"20","article-title":"Behavioral specification diversification of reconfigurable logic controllers","volume":"20","author":"doligalski","year":"2012","journal-title":"ser Lecture Notes in Computer Science"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/ICQR2MSE.2011.5976760"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/CDC.2009.5400658"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.123"},{"key":"25","first-page":"5","article-title":"Automatic generation of behavioral code-too ambitious or even unwanted?","author":"engels","year":"2009","journal-title":"First European Workshop on Behaviour Modelling in Model Driven Architecture (BM-MDA)"},{"key":"26","first-page":"9","article-title":"A VHDL based approach to logic controllers design","author":"adamski","year":"1998","journal-title":"International Conference Programmable Devices and Systems-PDS'98 Conference Proceedings Institute of Elektronics Silesian Technical University-Gliwice"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.2478\/v10177-012-0054-y"},{"key":"28","article-title":"Graphic specification of programs for reconfigurable logic controllers using unified modeling language, ser","volume":"19","author":"bazydo","year":"2012","journal-title":"Lecture Notes in Control and Computer Science"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/IECON.2011.6119924"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/1370868.1370872"},{"key":"10","article-title":"Uml for fpga synthesis","author":"schattkowsky","year":"2004","journal-title":"Proceedings of the UML for SoC Design Workshop"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISIE.2010.5637670"},{"key":"7","first-page":"354","article-title":"From uml statecharts to FPGA\\-The HiCoS approach","author":"abiak","year":"2003","journal-title":"Forum on Specification &Design Languages-FDL '03"},{"key":"6","first-page":"89","article-title":"A transformation method from uml statechart to Petri nets","volume":"2","author":"wang","year":"0","journal-title":"Computer Science and Automation Engineering (CSAE) 2012 IEEE International Conference on"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ICISE.2009.1318"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-19170-1_25"},{"key":"9","doi-asserted-by":"crossref","first-page":"13","DOI":"10.2478\/v10177-010-0002-7","article-title":"Statechart-based controllers synthesis in FPGA structures with embedded array blocks","volume":"56","author":"abiak","year":"2010","journal-title":"International Journal of Electronics and Telecommunications"},{"key":"8","first-page":"163","article-title":"Reconfigurable logic controller, architecture, programming, implementation","author":"milik","year":"2002","journal-title":"Programmable Devices and Systems 2001 A Proceedings Volume from the 5th IFAC Workshop PDS'01"}],"event":{"name":"2013 IEEE 11th International Conference on Industrial Informatics (INDIN)","start":{"date-parts":[[2013,7,29]]},"location":"Bochum, Germany","end":{"date-parts":[[2013,7,31]]}},"container-title":["2013 11th IEEE International Conference on Industrial Informatics (INDIN)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6599026\/6622844\/06622878.pdf?arnumber=6622878","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,7,30]],"date-time":"2019-07-30T19:34:30Z","timestamp":1564515270000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6622878\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,7]]},"references-count":28,"URL":"https:\/\/doi.org\/10.1109\/indin.2013.6622878","relation":{},"subject":[],"published":{"date-parts":[[2013,7]]}}}