{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T21:24:23Z","timestamp":1725571463799},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,7]]},"DOI":"10.1109\/indin.2015.7281743","type":"proceedings-article","created":{"date-parts":[[2015,10,1]],"date-time":"2015-10-01T17:59:09Z","timestamp":1443722349000},"page":"252-257","source":"Crossref","is-referenced-by-count":0,"title":["Value analysis for the determination of memory instruction latency in a WCET tool"],"prefix":"10.1109","author":[{"given":"Karila Palma","family":"Silva","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Renan Augusto","family":"Starke","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Romulo Silva","family":"de Oliveira","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Worst-Case Execution Time Aware Compilation Techniques for Real-Time Systems","year":"2010","author":"lokuciejewski","key":"ref4"},{"article-title":"Processor VLIW Deterministic for Real Time Applications","year":"2013","author":"starke","key":"ref3"},{"journal-title":"Computer Organization and Design&#x2014 The Hardware\/Software Interface","year":"2013","author":"patterson","key":"ref10"},{"article-title":"Safe and Precise WCET Determination by Abstract Interpretation of Pipeline Models Dissertation","year":"2004","author":"thesing","key":"ref6"},{"journal-title":"Compilers Principles Techniques and Tools","year":"2008","author":"sethi","key":"ref11"},{"key":"ref5","first-page":"36","article-title":"Predictability considerations in the design of multi-core embedded systems","author":"cullmann","year":"2010","journal-title":"Proceedings of Embedded Real Time Software and Systems"},{"key":"ref8","article-title":"Multi-architecture value analysis for machine code","author":"cass\u00e9","year":"2013","journal-title":"OASIcs-OpenAccess Series in Informatics Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik"},{"key":"ref7","article-title":"Accurate analysis of memory latencies for wcet estimation","author":"bourgade","year":"2008","journal-title":"16th International Conference on Real-Time and Network Systems (RTNS 2008)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1347375.1347389"},{"key":"ref9","first-page":"1","article-title":"Range Analysis with Abstract Interpretation","author":"markovskiy","year":"2002","journal-title":"Semester Project CS"},{"journal-title":"Real-Time Systems","year":"2000","author":"liu","key":"ref1"}],"event":{"name":"2015 IEEE 13th International Conference on Industrial Informatics (INDIN)","start":{"date-parts":[[2015,7,22]]},"location":"Cambridge, United Kingdom","end":{"date-parts":[[2015,7,24]]}},"container-title":["2015 IEEE 13th International Conference on Industrial Informatics (INDIN)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7270516\/7281697\/07281743.pdf?arnumber=7281743","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T16:08:24Z","timestamp":1490371704000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7281743\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,7]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/indin.2015.7281743","relation":{},"subject":[],"published":{"date-parts":[[2015,7]]}}}