{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T05:56:31Z","timestamp":1730267791241,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,7]]},"DOI":"10.1109\/indin.2015.7281788","type":"proceedings-article","created":{"date-parts":[[2015,10,1]],"date-time":"2015-10-01T21:59:09Z","timestamp":1443736749000},"page":"521-526","source":"Crossref","is-referenced-by-count":2,"title":["Adaptive integratable hardware realization of analog neural networks for nonlinear system"],"prefix":"10.1109","author":[{"given":"Zhan","family":"Su","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bogdan M.","family":"Wilamowski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ruixin","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fa Foster","family":"Dai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2013.2294137"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2009.2033097"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISIE.2005.1529093"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2010.2085006"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.654932"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2014.2316250"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICIT.2015.7125299"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TII.2012.2187914"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TIE.2012.2183833"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2359717"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2014.2325941"},{"key":"ref1","first-page":"113","article-title":"Discussion on the methodology of neural network hardware design and implementation","volume":"1","author":"wang","year":"2001","journal-title":"in Solid-State and Integrated-Circuit Technology 2001 Proceedings 6th International Conference on"}],"event":{"name":"2015 IEEE 13th International Conference on Industrial Informatics (INDIN)","start":{"date-parts":[[2015,7,22]]},"location":"Cambridge, United Kingdom","end":{"date-parts":[[2015,7,24]]}},"container-title":["2015 IEEE 13th International Conference on Industrial Informatics (INDIN)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7270516\/7281697\/07281788.pdf?arnumber=7281788","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T20:03:20Z","timestamp":1490385800000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7281788\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,7]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/indin.2015.7281788","relation":{},"subject":[],"published":{"date-parts":[[2015,7]]}}}