{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T08:13:12Z","timestamp":1725783192146},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,11]]},"DOI":"10.1109\/intellect.2017.8277632","type":"proceedings-article","created":{"date-parts":[[2018,2,1]],"date-time":"2018-02-01T21:46:03Z","timestamp":1517521563000},"page":"1-4","source":"Crossref","is-referenced-by-count":2,"title":["Logic algebra for exploiting shared SRAM-table based FPGAs for large LUT inputs"],"prefix":"10.1109","author":[{"given":"Ali","family":"Asghar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Muhammad Mazher","family":"Iqbal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Waqar","family":"Ahmed","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mujahid","family":"Ali","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Husain","family":"Parvez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Muhammad","family":"Rashid","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927504"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.68"},{"journal-title":"ABC A System for Sequential Synthesis and Verification","year":"0","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2016.7929540"},{"journal-title":"Intelligent FPGA Architecture Repository (iFAR)","year":"0","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.824300"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2617593"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927460"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1155\/2017\/7021056"},{"journal-title":"Stratix 10 GX\/SX Device Overview","year":"2015","key":"ref4"},{"journal-title":"UltraScale Architecture and Product Overview","year":"2016","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1992.279337"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1990.136647"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718374"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243959"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893581"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30117-2_31"},{"key":"ref9","article-title":"An Efficient Reconfigurable Architecture by Characterizing Most Frequent Logic Functions","author":"iman ahmadpour","year":"2015","journal-title":"Field Programmable Logic and Applications (FPL)"}],"event":{"name":"2017 First International Conference on Latest trends in Electrical Engineering and Computing Technologies (INTELLECT)","start":{"date-parts":[[2017,11,15]]},"location":"Karachi","end":{"date-parts":[[2017,11,16]]}},"container-title":["2017 First International Conference on Latest trends in Electrical Engineering and Computing Technologies (INTELLECT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8267171\/8277612\/08277632.pdf?arnumber=8277632","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,3,12]],"date-time":"2018-03-12T21:53:13Z","timestamp":1520891593000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8277632\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,11]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/intellect.2017.8277632","relation":{},"subject":[],"published":{"date-parts":[[2017,11]]}}}