{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T06:05:08Z","timestamp":1730268308074,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,11]]},"DOI":"10.1109\/intellect.2017.8277646","type":"proceedings-article","created":{"date-parts":[[2018,2,1]],"date-time":"2018-02-01T16:46:03Z","timestamp":1517503563000},"page":"1-4","source":"Crossref","is-referenced-by-count":0,"title":["Optimizing routing network of shared hardware design for multiple application circuits"],"prefix":"10.1109","author":[{"given":"Muhammad Mazher","family":"Iqbal","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Husain","family":"Parvez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296426"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/BF01009452"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/201310.201328"},{"key":"ref13","article-title":"Logic synthesis and optimization benchmarks user guide: version 3.0","author":"yang","year":"1991","journal-title":"Microelectronic Center of North Carolina"},{"key":"ref14","first-page":"23037","article-title":"lliance: A complete set of cad tools for teaching vlsi design","author":"greiner","year":"1992","journal-title":"3rd EuroChip Workshop"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/54.655177"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/329166.329171"},{"key":"ref17","article-title":"Balancing Interconnect and Computation in a Reconfigurable Computing Array (or, why you do not really want 100% LUT utilization)","author":"dehon","year":"1999","journal-title":"Proc ACM\/SIGDA 7th Int Symp FPGAs"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2015.7293953"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.68"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2009.5377657"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2016.7929540"},{"key":"ref8","first-page":"32","article-title":"pr 5.0: Fpga cad and architecture exploration tools with single-driver routing, heterogeneity and process scaling, ACM Trans","volume":"4","author":"luu","year":"2011","journal-title":"Reconfig Technol Syst"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126616501024"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-0739-4"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1992.276282"}],"event":{"name":"2017 First International Conference on Latest trends in Electrical Engineering and Computing Technologies (INTELLECT)","start":{"date-parts":[[2017,11,15]]},"location":"Karachi","end":{"date-parts":[[2017,11,16]]}},"container-title":["2017 First International Conference on Latest trends in Electrical Engineering and Computing Technologies (INTELLECT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8267171\/8277612\/08277646.pdf?arnumber=8277646","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,3,5]],"date-time":"2018-03-05T17:12:09Z","timestamp":1520269929000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8277646\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,11]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/intellect.2017.8277646","relation":{},"subject":[],"published":{"date-parts":[[2017,11]]}}}