{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T20:38:30Z","timestamp":1729629510585,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE Comput. Soc.","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/intera.2003.1192354","type":"proceedings-article","created":{"date-parts":[[2003,8,27]],"date-time":"2003-08-27T11:41:06Z","timestamp":1061984466000},"page":"37-47","source":"Crossref","is-referenced-by-count":1,"title":["High performance code generation through lazy activation records"],"prefix":"10.1109","author":[{"given":"M.","family":"Satpathy","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.N.","family":"Mahapatrg","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Choudhuri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.V.","family":"Chitnis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/322217.322232"},{"year":"0","key":"ref11"},{"key":"ref12","article-title":"A Low level Unified Cache Architecture Providing Power and Performance Flexibility","author":"malik","year":"2000","journal-title":"International Symposium on Low Power Electronics and Design"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"96","DOI":"10.1145\/359060.359069","article-title":"Global Optimization by Supression of Partial Redundancies","volume":"22","author":"morel","year":"0","journal-title":"CACM"},{"journal-title":"Advanced Compiler Design & Implementation","year":"1997","author":"muchnick","key":"ref14"},{"key":"ref15","first-page":"1","article-title":"Improved Register Usage for Functional Programs through MultipIe Function Versions","volume":"1998","author":"satpathy","year":"1998","journal-title":"J Functional and Logic Programming"},{"journal-title":"ARM Architecture Reference Manual","year":"2001","author":"seal","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2002.1011025"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/502217.502246"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/335043.335044"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/88616.88621"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/53990.53999"},{"year":"0","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/32.121752"},{"year":"2002","key":"ref2"},{"journal-title":"Optimizing Compilers for Modern Architectures","year":"2002","author":"allen","key":"ref1"},{"journal-title":"Computer Architecture A Quantitative Approach","year":"1996","author":"hennessy","key":"ref9"}],"event":{"name":"Interact 7 - 7th IEEE Workshop on Interaction between Compilers and Computer Architectures","acronym":"INTERA-03","location":"Anaheim, CA, USA"},"container-title":["Seventh Workshop on Interaction Between Compilers and Computer Architectures, 2003. INTERACT-7 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8483\/26739\/01192354.pdf?arnumber=1192354","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T20:09:10Z","timestamp":1497557350000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1192354\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/intera.2003.1192354","relation":{},"subject":[]}}