{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T20:32:45Z","timestamp":1729629165415,"version":"3.28.0"},"reference-count":29,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/intera.2004.1299509","type":"proceedings-article","created":{"date-parts":[[2004,6,10]],"date-time":"2004-06-10T10:19:45Z","timestamp":1086862785000},"page":"43-52","source":"Crossref","is-referenced-by-count":3,"title":["Cool-fetch: a compiler-enabled IPC estimation based framework for energy reduction"],"prefix":"10.1109","author":[{"given":"O.S.","family":"Unsal","sequence":"first","affiliation":[]},{"given":"I.","family":"Koren","sequence":"additional","affiliation":[]},{"given":"C.M.","family":"Krishna","sequence":"additional","affiliation":[]},{"given":"C.A.","family":"Moritz","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","article-title":"Dynamically reconfiguring processor resources to reduce power consumption in high-performance processors","author":"maro","year":"2000","journal-title":"Workshop on Power-aware Computer Systems PACS'00 in Conjunction with ASPLOS IX"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694769"},{"key":"18","doi-asserted-by":"crossref","first-page":"253","DOI":"10.1109\/LPE.2000.155294","article-title":"profile-driven code execution for low power dissipation","author":"marculescu","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645830"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2001.912653"},{"key":"13","article-title":"A 200MHz RISC microprocessor with 128kB on-chip caches","author":"kever","year":"1997","journal-title":"1997 IEEE International Solid-state Circuits Conference ISSCC1997"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/358438.349320"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339689"},{"key":"12","article-title":"The microarchitecture of the pentium 4 processor","volume":"q1","author":"hinton","year":"2001","journal-title":"Intel Technology Journal"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2002.995713"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676371"},{"key":"22","article-title":"Memory behavior of the SPEC2000 benchmark suite","author":"sair","year":"2000","journal-title":"IBM TJ Watson Research Center Technical Report"},{"key":"23","article-title":"Achieving high levels of instruction-level parallelism with reduced hardware complexity","author":"schlansker","year":"1996","journal-title":"Technical Report HPL-96-120 Hewlett Packard Laboratories"},{"year":"2000","key":"24"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903262"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/L-CA.2002.3"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1145\/106972.106991"},{"key":"28","article-title":"Hammer: The architecture of AMD's next-generation processors","author":"weber","year":"2001","journal-title":"Microprocessor Forum"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/12.910816"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.1998.727270"},{"journal-title":"Compilers Principles Techniques and Tools","year":"1988","author":"aho","key":"2"},{"key":"10","doi-asserted-by":"crossref","DOI":"10.1145\/563519.563522","article-title":"Cache performance for selected SPEC CPU2000 benchmarks","volume":"29","author":"cantin","year":"2001","journal-title":"Computer Architecture News"},{"journal-title":"AMD White Paper","article-title":"QuantiSpeed achitecture","year":"2001","key":"1"},{"key":"7","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"6","article-title":"Instruction flow-based front-end throttling for power-aware high-performance processors","author":"baniasadi","year":"2001","journal-title":"IEEE International Symposium on Low Power Electronics and Design"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937451"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183528"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1145\/514191.514201"}],"event":{"name":"Eighth Workshop on Interaction between Compilers and Computer Architectures, 2004. INTERACT-8 2004.","location":"Madrid, Spain"},"container-title":["Eighth Workshop on Interaction between Compilers and Computer Architectures, 2004. INTERACT-8 2004."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9098\/28871\/01299509.pdf?arnumber=1299509","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T03:57:25Z","timestamp":1497585445000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1299509\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":29,"URL":"https:\/\/doi.org\/10.1109\/intera.2004.1299509","relation":{},"subject":[]}}