{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T00:56:49Z","timestamp":1729645009722,"version":"3.28.0"},"reference-count":23,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/intera.2004.1299510","type":"proceedings-article","created":{"date-parts":[[2004,6,10]],"date-time":"2004-06-10T10:19:45Z","timestamp":1086862785000},"page":"53-62","source":"Crossref","is-referenced-by-count":0,"title":["Energy-ef .ciency potential of a phase-based cache resizing scheme for embedded systems"],"prefix":"10.1109","author":[{"given":"G.","family":"Pokam","sequence":"first","affiliation":[]},{"given":"F.","family":"Bodin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"crossref","DOI":"10.1109\/HPCA.2002.995706","article-title":"Exploiting choice in resizable cache design to optimize deep-submicron processor energy-delay","author":"yang","year":"2002","journal-title":"Proc Int l Symp High-Performance Computer Architecture"},{"key":"22","article-title":"Hotleakage: A temperature-aware model of subthreshold and gate leakage for architects","volume":"cs 2003 5","author":"zhang","year":"2003","journal-title":"Technical Report"},{"key":"17","article-title":"Cacti 3.0: An integrated cache timing power, and area model","author":"shivakumar","year":"2002","journal-title":"Technical Report"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2001.953288"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1145\/377792.377833"},{"key":"15","article-title":"Designing the low-power m.core architecture","author":"scott","year":"1998","journal-title":"Proc of Power Driven Microarchitecture"},{"key":"16","article-title":"Time varying behavior of programs","volume":"cs99 630","author":"sherwood","year":"1999","journal-title":"Technical Report"},{"key":"13","first-page":"214","article-title":"Reconfigurable caches and their application to media processing","author":"ranganathan","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"14","doi-asserted-by":"crossref","first-page":"90","DOI":"10.1109\/LPE.2000.155259","article-title":"gated-v\/sub dd\/: a circuit technique to reduce leakage in deep-submicron cache memories","author":"powell","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645830"},{"key":"12","doi-asserted-by":"crossref","first-page":"241","DOI":"10.1145\/344166.344610","article-title":"a low power unified cache architecture providing power and performance flexibility","author":"malik","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1145\/859618.859635"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003581"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903259"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1145\/360128.360153"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809463"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937453"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/APASIC.2002.1031570"},{"key":"6","first-page":"3","article-title":"Mibench: A free, commercially representative embedded benchmark suite","author":"guthaus","year":"2001","journal-title":"Proc of the 4th IEEE Int'l Workshop on Workload Characterization"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003572"},{"key":"4","first-page":"203","article-title":"Lx: a technology platform for customizable VLIW embedded processing","author":"faraboschi","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/12.40842"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/2.781631"}],"event":{"name":"Eighth Workshop on Interaction between Compilers and Computer Architectures, 2004. INTERACT-8 2004.","location":"Madrid, Spain"},"container-title":["Eighth Workshop on Interaction between Compilers and Computer Architectures, 2004. INTERACT-8 2004."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9098\/28871\/01299510.pdf?arnumber=1299510","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,5,30]],"date-time":"2018-05-30T11:07:20Z","timestamp":1527678440000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1299510\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/intera.2004.1299510","relation":{},"subject":[]}}