{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T16:55:52Z","timestamp":1725382552539},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/intera.2004.1299516","type":"proceedings-article","created":{"date-parts":[[2004,6,10]],"date-time":"2004-06-10T10:19:45Z","timestamp":1086862785000},"page":"120-127","source":"Crossref","is-referenced-by-count":1,"title":["Data movement optimization for software-controlled on-chip memory"],"prefix":"10.1109","author":[{"given":"M.","family":"Fujita","sequence":"first","affiliation":[]},{"given":"M.","family":"Kondo","sequence":"additional","affiliation":[]},{"given":"H.","family":"Nakamura","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2001.156226"},{"journal-title":"Standard Performance Evaluation Corporation","year":"0","key":"14"},{"key":"11","first-page":"32","article-title":"Design of openMP compiler for an SMP cluster","author":"sato","year":"1999","journal-title":"Proc European Workshop on OpenMP EWOMP '99"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/40.809374"},{"key":"3","first-page":"246","article-title":"Design methodology of a 200MHz superscalar microprocessor: SH4","author":"hattori","year":"1998","journal-title":"Proc 35th Annual Conference on Design Automation"},{"journal-title":"Computer Architecture A Quantitive Approach","year":"2002","author":"henessy","key":"2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232983"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/207110.207162"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/IWIA.2002.1035018"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2000.878275"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/12.752655"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/106972.106981"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/358923.358939"},{"journal-title":"Intel XScale Core Developer's Manual","year":"2000","key":"8"}],"event":{"name":"Eighth Workshop on Interaction between Compilers and Computer Architectures, 2004. INTERACT-8 2004.","location":"Madrid, Spain"},"container-title":["Eighth Workshop on Interaction between Compilers and Computer Architectures, 2004. INTERACT-8 2004."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9098\/28871\/01299516.pdf?arnumber=1299516","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T17:46:52Z","timestamp":1489427212000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1299516\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/intera.2004.1299516","relation":{},"subject":[]}}