{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,24]],"date-time":"2024-10-24T04:23:57Z","timestamp":1729743837572,"version":"3.28.0"},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2009,6,1]],"date-time":"2009-06-01T00:00:00Z","timestamp":1243814400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2009,6,1]],"date-time":"2009-06-01T00:00:00Z","timestamp":1243814400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,6]]},"DOI":"10.1109\/iolts.2009.5195985","type":"proceedings-article","created":{"date-parts":[[2009,8,11]],"date-time":"2009-08-11T19:37:37Z","timestamp":1250019457000},"page":"69-74","source":"Crossref","is-referenced-by-count":11,"title":["Evaluating Alpha-induced soft errors in embedded microprocessors"],"prefix":"10.1109","author":[{"given":"P.","family":"Rech","sequence":"first","affiliation":[{"name":"Universit\u00e0 di Padova, Dipartimento di Ingegneria dell'Informazione, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Gerardin","sequence":"additional","affiliation":[{"name":"Universit\u00e0 di Padova, Dipartimento di Ingegneria dell'Informazione, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Paccagnella","sequence":"additional","affiliation":[{"name":"Universit\u00e0 di Padova, Dipartimento di Ingegneria dell'Informazione, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.","family":"Bernardi","sequence":"additional","affiliation":[{"name":"Politecnico di Torino, Dipartimento di Automatica e Informatica, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Grosso","sequence":"additional","affiliation":[{"name":"Politecnico di Torino, Dipartimento di Automatica e Informatica, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Sonza Reorda","sequence":"additional","affiliation":[{"name":"Politecnico di Torino, Dipartimento di Automatica e Informatica, Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Appello","sequence":"additional","affiliation":[{"name":"STMicroelectronics, Agrate Brianza (MI), Italy"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.68"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270861"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.305"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2001.913327"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/4.726568"},{"journal-title":"Testing Semiconductor Memories Theory and Practice","year":"1998","author":"van de goor","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/54.211525"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805650"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/54.748806"},{"year":"2005","key":"21","article-title":"standard for embedded core test (sect)"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/MTV.2005.11"},{"year":"1994","key":"22","article-title":"standard test access port and boundary-scan architecture (jtag)"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2007.897517"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028924"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253181"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2004.831993"},{"year":"0","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2002.1175846"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1007\/BF00972517"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.401.0003"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2004.840020"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2004.839172"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.853449"},{"journal-title":"SER - Histrory Trends and Challenges a Guide for Designing with Memory ICs","year":"2004","author":"ziegler","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.26"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2008.26"}],"event":{"name":"2009 15th IEEE International On-Line Testing Symposium (IOLTS 2009)","start":{"date-parts":[[2009,6,24]]},"location":"Lisbon, Portugal","end":{"date-parts":[[2009,6,26]]}},"container-title":["2009 15th IEEE International On-Line Testing Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5176124\/5195974\/05195985.pdf?arnumber=5195985","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T17:45:53Z","timestamp":1729705553000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5195985\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,6]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/iolts.2009.5195985","relation":{},"subject":[],"published":{"date-parts":[[2009,6]]}}}