{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,25]],"date-time":"2026-03-25T06:02:21Z","timestamp":1774418541778,"version":"3.50.1"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,6]]},"DOI":"10.1109\/iolts.2009.5195990","type":"proceedings-article","created":{"date-parts":[[2009,8,11]],"date-time":"2009-08-11T19:37:37Z","timestamp":1250019457000},"page":"101-106","source":"Crossref","is-referenced-by-count":23,"title":["Evaluating large grain TMR and selective partial reconfiguration for soft error mitigation in SRAM-based FPGAs"],"prefix":"10.1109","author":[{"given":"Jose Rodrigo","family":"Azambuja","sequence":"first","affiliation":[]},{"given":"Fernando","family":"Sousa","sequence":"additional","affiliation":[]},{"given":"Lucas","family":"Rosa","sequence":"additional","affiliation":[]},{"given":"Fernanda Lima","family":"Kastensmidt","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","article-title":"designing fault-techniques for sram-based fpgas","volume":"21","author":"kastensmidt","year":"2004","journal-title":"IEEE Design and Test of Computers"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2003.813129"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.888404"},{"key":"1","first-page":"6","year":"2005","journal-title":"Chapter Design"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.229"},{"key":"6","doi-asserted-by":"crossref","DOI":"10.1109\/DFT.2007.25","article-title":"tmr and partial dynamic reconguration to mitigate seu faults in fpgas","author":"bolchini","year":"2007","journal-title":"22nd IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems DFT"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2006.62"},{"key":"4","article-title":"triple module redundancy design techniques for virtex fpgas. xilinx","volume":"197","author":"carmichael","year":"2006","journal-title":"Application Notes"},{"key":"9","year":"0","journal-title":"Datasheets and User's guide Manuals for Virtex-II Pro"},{"key":"8","first-page":"173","volume":"1","author":"sterpone","year":"2005","journal-title":"RoRA A reliabilityoriented place and route algorithm for SRAM-based FPGAs"}],"event":{"name":"2009 15th IEEE International On-Line Testing Symposium (IOLTS 2009)","location":"Sesimbra-Lisbon, Portugal","start":{"date-parts":[[2009,6,24]]},"end":{"date-parts":[[2009,6,26]]}},"container-title":["2009 15th IEEE International On-Line Testing Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5176124\/5195974\/05195990.pdf?arnumber=5195990","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T22:44:21Z","timestamp":1497825861000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5195990\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,6]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/iolts.2009.5195990","relation":{},"subject":[],"published":{"date-parts":[[2009,6]]}}}