{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T05:28:18Z","timestamp":1747805298604,"version":"3.28.0"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,7]]},"DOI":"10.1109\/iolts.2010.5560237","type":"proceedings-article","created":{"date-parts":[[2010,9,7]],"date-time":"2010-09-07T20:30:39Z","timestamp":1283891439000},"page":"35-40","source":"Crossref","is-referenced-by-count":13,"title":["Evaluating transient-fault effects on traditional C-element's implementations"],"prefix":"10.1109","author":[{"given":"Rodrigo Possamai","family":"Bastos","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gilles","family":"Sicard","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fernanda","family":"Kastensmidt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marc","family":"Renaudin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ricardo","family":"Reis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.70"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2007.51"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.1070"},{"key":"ref13","article-title":"Soft Error Analysis and Optimizations of C-elements in Asynchronous Circuits","author":"vaidyanathan","year":"2006","journal-title":"Proc of Workshop on SELSE"},{"key":"ref14","first-page":"146","article-title":"Technology Mapping for Area Optimised Quasi Delay Insensitive Circuits","author":"folco","year":"2005","journal-title":"Proc VLSI-SOC"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/92.736128"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1993.393319"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.853696"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2002.1015084"},{"key":"ref19","article-title":"Efficient Transistor Sizing for Soft Error Protection in Combinational Logic Circuits","author":"lazzari","year":"2007","journal-title":"Proc DECI"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.119"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766651"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2005.33"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2004.1311875"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2011554"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.143"},{"key":"ref2","first-page":"165","article-title":"System level approaches for mitigation of long duration transient faults in future technologies","author":"lisb\u00f4a","year":"2007","journal-title":"Proc ETS IEEE Computer Society"},{"key":"ref9","doi-asserted-by":"crossref","DOI":"10.29292\/jics.v1i1.249","article-title":"Asynchronous AES Crypto-processor Including Secured and Optimized Blocks","volume":"1","author":"bouesse","year":"2004","journal-title":"JICS"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2004.14"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2005.45"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:20030349"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-007-5034-2"},{"key":"ref24","first-page":"117","article-title":"Using Low Pass Filters in Mitigation Techniques against Single-Event Transients in 45nm technology LSIs","author":"uernura","year":"2008","journal-title":"IOLTS IEEE Computer Society"},{"key":"ref23","article-title":"Use of pass transistor logic to minimize the impact of soft errors in combinational circuits","author":"kumar","year":"2005","journal-title":"2nd Workshop on System Effects of Logic Soft Errors"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2006.885111"}],"event":{"name":"2010 IEEE 16th International On-Line Testing Symposium (IOLTS 2010)","start":{"date-parts":[[2010,7,5]]},"location":"Corfu, Greece","end":{"date-parts":[[2010,7,7]]}},"container-title":["2010 IEEE 16th International On-Line Testing Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5550907\/5560185\/05560237.pdf?arnumber=5560237","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,9]],"date-time":"2021-11-09T00:51:04Z","timestamp":1636419064000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5560237\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,7]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/iolts.2010.5560237","relation":{},"subject":[],"published":{"date-parts":[[2010,7]]}}}