{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T08:49:07Z","timestamp":1725612547191},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,7]]},"DOI":"10.1109\/iolts.2011.5993811","type":"proceedings-article","created":{"date-parts":[[2011,8,25]],"date-time":"2011-08-25T20:44:00Z","timestamp":1314305040000},"page":"55-60","source":"Crossref","is-referenced-by-count":5,"title":["Variability-aware task mapping strategies for many-cores processor chips"],"prefix":"10.1109","author":[{"given":"Fabien","family":"Chaix","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gilles","family":"Bizot","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Nicolaidis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nacer-Eddine","family":"Zergainoh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"17","first-page":"587","author":"li","year":"2003","journal-title":"An Optimal Scheduling Algorithm for Fork-join Task Graphs"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/1289881.1289903"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/1811099.1811073"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2007.4437666"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2008.4492732"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.50"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523226"},{"key":"3","doi-asserted-by":"crossref","first-page":"746","DOI":"10.1145\/1278480.1278667","article-title":"thousand core chipsa technology perspective","author":"borkar","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2079450"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910957"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.40"},{"key":"7","article-title":"Efficient parameter variation sampling for architecture simulations","author":"lu","year":"2011","journal-title":"2011 Design Automation & Test in Europe DATE"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/4.982424"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2007.913186"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.164"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2043587"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2080550"}],"event":{"name":"2011 IEEE 17th International On-Line Testing Symposium (IOLTS 2011)","start":{"date-parts":[[2011,7,13]]},"location":"Athens, Greece","end":{"date-parts":[[2011,7,15]]}},"container-title":["2011 IEEE 17th International On-Line Testing Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5979170\/5993790\/05993811.pdf?arnumber=5993811","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,20]],"date-time":"2017-06-20T05:12:21Z","timestamp":1497935541000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5993811\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,7]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/iolts.2011.5993811","relation":{},"subject":[],"published":{"date-parts":[[2011,7]]}}}