{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,30]],"date-time":"2025-09-30T11:10:59Z","timestamp":1759230659839,"version":"3.28.0"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2011,7,1]],"date-time":"2011-07-01T00:00:00Z","timestamp":1309478400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2011,7,1]],"date-time":"2011-07-01T00:00:00Z","timestamp":1309478400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,7]]},"DOI":"10.1109\/iolts.2011.5993831","type":"proceedings-article","created":{"date-parts":[[2011,8,25]],"date-time":"2011-08-25T20:44:00Z","timestamp":1314305040000},"page":"163-168","source":"Crossref","is-referenced-by-count":6,"title":["Reduced overhead soft error mitigation using error control coding techniques"],"prefix":"10.1109","author":[{"given":"V","family":"Prasanth","sequence":"first","affiliation":[{"name":"Computer Design and Test Lab, Indian Institute of Science, Bangalore, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Virendra","family":"Singh","sequence":"additional","affiliation":[{"name":"Computer Design and Test Lab, Indian Institute of Science, Bangalore, India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rubin","family":"Parekhji","sequence":"additional","affiliation":[{"name":"Texas Instruments (India) Pvt. Ltd., Bangalore"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","first-page":"665","article-title":"Totally self-checking MOS circuits under realistic physical failures","author":"jha","year":"1984","journal-title":"Proc IEEE L N Tl Conf Computer and Circuits"},{"year":"0","key":"22"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2010.5560188"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1974.223811"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1693478"},{"key":"16","article-title":"Modified stability checking for on-line error detection","author":"satish","year":"2007","journal-title":"Int Conf on VLSI Design"},{"key":"13","first-page":"204","article-title":"A Theory of asynchronous circuits","author":"muller","year":"1959","journal-title":"Proc Int Symp Theory Switching"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2010.5560191"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.887832"},{"journal-title":"Architecture Design for Soft Errors","year":"2008","author":"mukherjee","key":"21"},{"key":"3","doi-asserted-by":"crossref","first-page":"38","DOI":"10.1109\/IRPS.1981.362970","article-title":"Dynamics of charge collection from alpha-particle tracks in integrated circuits","author":"hsieh","year":"1981","journal-title":"Proc Intl Reliability Physics Symp"},{"key":"20","first-page":"878","article-title":"Design of dynamically checked computers","volume":"2","author":"carter","year":"1968","journal-title":"Proc IFIP"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.853449"},{"year":"0","key":"1"},{"key":"10","article-title":"Mitigating multi-bit soft errors in L1 caches using last store prediction","author":"gold","year":"2007","journal-title":"Workshop on Architectural Support for Gigascale Integration"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.1995.513695"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/23.273471"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1063\/1.329243"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1979.19370"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.76"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2009.5270340"}],"event":{"name":"2011 IEEE 17th International On-Line Testing Symposium (IOLTS 2011)","start":{"date-parts":[[2011,7,13]]},"location":"Athens, Greece","end":{"date-parts":[[2011,7,15]]}},"container-title":["2011 IEEE 17th International On-Line Testing Symposium"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5979170\/5993790\/05993831.pdf?arnumber=5993831","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,26]],"date-time":"2024-03-26T20:04:56Z","timestamp":1711483496000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5993831\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,7]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/iolts.2011.5993831","relation":{},"subject":[],"published":{"date-parts":[[2011,7]]}}}