{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T23:06:01Z","timestamp":1725491161163},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,6]]},"DOI":"10.1109\/iolts.2012.6313843","type":"proceedings-article","created":{"date-parts":[[2012,10,9]],"date-time":"2012-10-09T18:14:18Z","timestamp":1349806458000},"page":"67-72","source":"Crossref","is-referenced-by-count":2,"title":["Relation between HCI-induced performance degradation and applications in a RISC processor"],"prefix":"10.1109","author":[{"given":"C.","family":"Bertolini","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"O.","family":"Heron","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Ventroux","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"Marc","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"0","key":"17"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/76.499840"},{"year":"0","key":"16"},{"year":"0","key":"13"},{"key":"14","first-page":"3","article-title":"Mibench: A free, commercially representative embedded benchmark suite","author":"guthaus","year":"2001","journal-title":"Workload Characterization 2001 WWC-4 2001 IEEE International Workshop on"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/EDL.1983.25667"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2011.6122367"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/43.256927"},{"journal-title":"ITRS Process Integration Devices and Structures","year":"2010","key":"2"},{"journal-title":"JEDEC Failure Mechanisms and Models for Semiconductor Devices","year":"2010","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176465"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/368434.368636"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2010.5654309"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2011.07.086"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1988.32771"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.54"},{"key":"8","first-page":"73","article-title":"Glacier: A hot carrier gate level circuit characterization and simulation system for vlsi design","author":"wu","year":"2000","journal-title":"Quality Electronic Design 2000 ISQED 2000 Proceedings IEEE 2000 First International Symposium on"}],"event":{"name":"2012 IEEE 18th International On-Line Testing Symposium (IOLTS 2012)","start":{"date-parts":[[2012,6,27]]},"location":"Sitges, Spain","end":{"date-parts":[[2012,6,29]]}},"container-title":["2012 IEEE 18th International On-Line Testing Symposium (IOLTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6304844\/6313830\/06313843.pdf?arnumber=6313843","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T19:13:37Z","timestamp":1490123617000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6313843\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/iolts.2012.6313843","relation":{},"subject":[],"published":{"date-parts":[[2012,6]]}}}