{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,24]],"date-time":"2025-06-24T06:27:23Z","timestamp":1750746443672},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,6]]},"DOI":"10.1109\/iolts.2012.6313847","type":"proceedings-article","created":{"date-parts":[[2012,10,9]],"date-time":"2012-10-09T22:14:18Z","timestamp":1349820858000},"page":"91-96","source":"Crossref","is-referenced-by-count":16,"title":["Through-silicon-via built-in self-repair for aggressive 3D integration"],"prefix":"10.1109","author":[{"given":"Michael","family":"Nicolaidis","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vladimir","family":"Pasca","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lorena","family":"Anghel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2011.37"},{"key":"22","first-page":"208","article-title":"IBIRAS: Interconnect built-in self-repair and adaptive serialization for inter-die communication in 3d integrated systems","author":"nicolaidis","year":"2011","journal-title":"Proceedings of IEEE European Test Symposium (ETS)"},{"key":"17","first-page":"166","article-title":"TSV redundancy: Architecture and design issues in 3D IC","author":"hsieh","year":"2010","journal-title":"Proceedings of the Design Automation and Test in Europe (DATE)"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306575"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034408"},{"year":"2009","key":"24"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457087"},{"key":"16","first-page":"598","article-title":"A lowoverhead fault tolerance scheme for TSV-based 3D network on chip links","author":"loi","year":"2008","journal-title":"Proceedings of the International Conference on Computer-Aided Design (ICCAD)"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2007.04.005"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355573"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024900"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699217"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2010.5774885"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2008.5388561"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/DSNW.2010.5542606"},{"key":"2","doi-asserted-by":"crossref","first-page":"562","DOI":"10.1145\/1278480.1278623","article-title":"interconnects in the third dimension: design challenges for 3d ics","author":"bernstein","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.873612"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2011.5770701"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2009.5173329"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2007.382392"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2010.5617464"},{"key":"4","first-page":"453","article-title":"3D-stacked memory architectures for multi-core processors","author":"loh","year":"2008","journal-title":"Proceedings of the 20th International Symposium on Computer Architecture"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/EPTC.2010.5702655"},{"key":"8","first-page":"624","article-title":"Failure mechanisms and optimum design for electroplated copper Through-Silicon Vias (TSV)","author":"liu","year":"2009","journal-title":"Proceeding of Electronic Components and Technology Conference"}],"event":{"name":"2012 IEEE 18th International On-Line Testing Symposium (IOLTS 2012)","start":{"date-parts":[[2012,6,27]]},"location":"Sitges","end":{"date-parts":[[2012,6,29]]}},"container-title":["2012 IEEE 18th International On-Line Testing Symposium (IOLTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6304844\/6313830\/06313847.pdf?arnumber=6313847","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,2,2]],"date-time":"2020-02-02T20:04:38Z","timestamp":1580673878000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6313847\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/iolts.2012.6313847","relation":{},"subject":[],"published":{"date-parts":[[2012,6]]}}}