{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,6]],"date-time":"2026-04-06T05:56:02Z","timestamp":1775454962827,"version":"3.50.1"},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,6]]},"DOI":"10.1109\/iolts.2012.6313868","type":"proceedings-article","created":{"date-parts":[[2012,10,10]],"date-time":"2012-10-10T17:03:17Z","timestamp":1349888597000},"page":"176-181","source":"Crossref","is-referenced-by-count":28,"title":["Logic masking for SET Mitigation Using Approximate Logic Circuits"],"prefix":"10.1109","author":[{"given":"A.","family":"Sanchez-Clemente","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"L.","family":"Entrena","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Garcia-Valderas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C.","family":"Lopez-Ongil","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700614"},{"key":"14","article-title":"Realization-independent atpg for designs with unimplemented blocks","volume":"20","author":"kim","year":"2001","journal-title":"IEEE Trans Computer-Aided Design"},{"key":"11","year":"0"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.262"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766651"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2005.49"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.853696"},{"key":"10","doi-asserted-by":"crossref","first-page":"1048","DOI":"10.1109\/43.536711","article-title":"HOPE: An efficient parallel fault simulator for synchronous sequential circuits","volume":"15","author":"lee","year":"1996","journal-title":"IEEE Trans on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403593"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2003.1250141"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271075"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2009.4810300"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1979.1084687"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2006.884352"}],"event":{"name":"2012 IEEE 18th International On-Line Testing Symposium (IOLTS 2012)","location":"Sitges, Spain","start":{"date-parts":[[2012,6,27]]},"end":{"date-parts":[[2012,6,29]]}},"container-title":["2012 IEEE 18th International On-Line Testing Symposium (IOLTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6304844\/6313830\/06313868.pdf?arnumber=6313868","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T01:13:37Z","timestamp":1498007617000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6313868\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/iolts.2012.6313868","relation":{},"subject":[],"published":{"date-parts":[[2012,6]]}}}