{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T15:01:36Z","timestamp":1729609296207,"version":"3.28.0"},"reference-count":32,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013,7]]},"DOI":"10.1109\/iolts.2013.6604082","type":"proceedings-article","created":{"date-parts":[[2013,9,25]],"date-time":"2013-09-25T22:04:12Z","timestamp":1380146652000},"page":"216-223","source":"Crossref","is-referenced-by-count":5,"title":["Transparent BIST for ECC-based memory repair"],"prefix":"10.1109","author":[{"given":"Michael","family":"Nicolaidis","sequence":"first","affiliation":[]},{"given":"Panagiota","family":"Papavramidou","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/43.998632"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2002.1017700"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2003.821927"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/12.543708"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2000868"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2013.6548928"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2013.6569372"},{"key":"11","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4419-7958-2","article-title":"Nanoscale memory repair","author":"horiguchi","year":"2011","journal-title":"Springer Series Integrated Circuits and Systems"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2012.6231058"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1995.466385"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.895772"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2001.941425"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/54.785840"},{"key":"24","article-title":"Designing single-chip massively parallel tera-device processors: Towards the terminator chip","author":"nicolaidis","year":"2011","journal-title":"Keynote Talk 29th IEEE VLSI Test Symposium (VTS'11)"},{"key":"25","first-page":"679","article-title":"Designing single-chip massively parallel processors affected by extreme failure rates","author":"nicolaidis","year":"2012","journal-title":"Proc Design Automation and Test in Europe Conference"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2012.2211174"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4542037"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/NCA.2011.14"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843856"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2000.856639"},{"key":"2","article-title":"Built-In self repair circuit for High Density ASMIC","author":"sawada","year":"1999","journal-title":"IEEE CICC"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2004.1299258"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041777"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2005.56"},{"key":"7","article-title":"Optimal reconfiguration functions for column or data-bit buil-in self-repair","author":"nicolaidis","year":"2002","journal-title":"Design Automation and Test in Europe Conference"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966724"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1049\/el:19970020"},{"key":"5","first-page":"26","article-title":"A BISR (Buil-In Self-Repair) circuit for embedded memory with multiple redundancies","author":"kim","year":"1999","journal-title":"1999 IEEE International Conference on VLSI and CAD"},{"key":"31","doi-asserted-by":"crossref","first-page":"577","DOI":"10.1109\/43.845082","article-title":"Testing content-addressable memories using functional models and march-like algorithm","volume":"19","author":"lin","year":"2000","journal-title":"IEEE Trans Computer-aided Des of Integrated Circuits and Systems"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743312"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2004.1299258"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159742"}],"event":{"name":"2013 IEEE 19th International On-Line Testing Symposium (IOLTS)","start":{"date-parts":[[2013,7,8]]},"location":"Chania","end":{"date-parts":[[2013,7,10]]}},"container-title":["2013 IEEE 19th International On-Line Testing Symposium (IOLTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6589052\/6604040\/06604082.pdf?arnumber=6604082","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,21]],"date-time":"2017-06-21T22:34:09Z","timestamp":1498084449000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6604082\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013,7]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/iolts.2013.6604082","relation":{},"subject":[],"published":{"date-parts":[[2013,7]]}}}