{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T06:22:05Z","timestamp":1730269325446,"version":"3.28.0"},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,7]]},"DOI":"10.1109\/iolts.2014.6873673","type":"proceedings-article","created":{"date-parts":[[2014,8,19]],"date-time":"2014-08-19T17:48:18Z","timestamp":1408470498000},"page":"62-68","source":"Crossref","is-referenced-by-count":7,"title":["New approaches for synthesis of redundant combinatorial logic for selective fault tolerance"],"prefix":"10.1109","author":[{"given":"Hao","family":"Xie","sequence":"first","affiliation":[]},{"given":"Li","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Rui","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Adrian","family":"Evans","sequence":"additional","affiliation":[]},{"given":"Dan","family":"Alexandrescu","sequence":"additional","affiliation":[]},{"given":"Shi-Jie","family":"Wen","sequence":"additional","affiliation":[]},{"given":"Rick","family":"Wong","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","first-page":"23","volume":"57","author":"almukhaizim","year":"2008","journal-title":"Soft-error Mitigation Through Selective Addition of Functionally Redunant Wires"},{"key":"17","first-page":"34","article-title":"Combined on-line\/off-line test solutions for digital filters","author":"bayraktaroglu","year":"1999","journal-title":"IEEE International On-line Testing Workshop"},{"key":"18","first-page":"1279","author":"zheng","year":"2009","journal-title":"Defect-aware Logic Mapping for Nanowirebased Programmable Logic Arrays Via Satisfiability"},{"key":"15","first-page":"1279","author":"zheng","year":"2009","journal-title":"Defect-aware Logic Mapping for Nanowirebased Programmable Logic Arrays Via Satisfiability"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/54.587743"},{"key":"13","first-page":"68","author":"dutta","year":"2008","journal-title":"Combinational Logic Circuit Protection Using Customized Error Detecting and Correcting Codes"},{"key":"14","first-page":"885","author":"li","year":"2008","journal-title":"CASP Concurrent Autonomous Chip Self-Testing Using Stored Test Patterns"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998396"},{"key":"12","article-title":"Self-repair of Uncore components in robust systems-on-chips","author":"li","year":"2013","journal-title":"SELSE"},{"key":"21","article-title":"Techniques for estimating the effect of combinatorial ser at the chip level","author":"evans","year":"2014","journal-title":"SCV ser Workshop"},{"key":"20","article-title":"Circuit simulations of seu and set disruptions by means of an empirical model built thanks to a set of 3d mixed-mode device simulation responses","author":"belhaddad","year":"2006","journal-title":"RADECS"},{"key":"22","article-title":"Synthesis and optimization of digital circuits","author":"de micheli","year":"1994","journal-title":"Mc Graw Hill Series in Electrical and Computer Engineering"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270318"},{"key":"24","article-title":"All of statistics","author":"wasserman","year":"2005","journal-title":"Springer Text in Statistics"},{"journal-title":"NANGATE","year":"0","key":"25"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2013.6604065"},{"journal-title":"Logic Repair and Soft Error Rate Reduction","year":"2012","author":"adeleke","key":"27"},{"key":"3","article-title":"Time Fix: A low-cost and scalable technique for in-situ timing error masking in logic circuits","author":"yuan","year":"2013","journal-title":"Proc Des Autom Conf (DAC)"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1038\/nature12502"},{"key":"10","first-page":"370","author":"das","year":"1999","journal-title":"Weight-Based Codes and Their Application to Concurrent Error Detection of Multilevel Circuits"},{"journal-title":"Goldilocks Failures Not Too Soft","year":"2012","author":"nassif","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2012.6313868"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2003.1250141"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2006.884352"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2250581"},{"journal-title":"Functional Triple Modular Redundancy (FTMR) - VHDL Design Methodology for Redundancy in Combinatorial and Sequential Logic","year":"0","author":"habinc","key":"9"},{"key":"8","article-title":"Lecturs lectures on robabilistic logics and the synthesis of reliable organisms from unreliable components","author":"von neumann","year":"1952","journal-title":"CIT"}],"event":{"name":"2014 IEEE 20th International On-Line Testing Symposium (IOLTS)","start":{"date-parts":[[2014,7,7]]},"location":"Platja d'Aro, Girona, Spain","end":{"date-parts":[[2014,7,9]]}},"container-title":["2014 IEEE 20th International On-Line Testing Symposium (IOLTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6867432\/6873658\/06873673.pdf?arnumber=6873673","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T12:01:45Z","timestamp":1490270505000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6873673\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,7]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/iolts.2014.6873673","relation":{},"subject":[],"published":{"date-parts":[[2014,7]]}}}