{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T06:29:29Z","timestamp":1729664969231,"version":"3.28.0"},"reference-count":13,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,7]]},"DOI":"10.1109\/iolts.2014.6873674","type":"proceedings-article","created":{"date-parts":[[2014,8,19]],"date-time":"2014-08-19T21:48:18Z","timestamp":1408484898000},"page":"69-74","source":"Crossref","is-referenced-by-count":5,"title":["A placement strategy for reducing the effects of multiple faults in digital circuits"],"prefix":"10.1109","author":[{"given":"Samuel N.","family":"Pagliarini","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dhiraj","family":"Pradhan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"13","first-page":"101","article-title":"A new algorithm for floorplan design","author":"wong","year":"1986","journal-title":"Design Automation 1986 23rd Conference on"},{"key":"11","doi-asserted-by":"crossref","first-page":"671","DOI":"10.1126\/science.220.4598.671","article-title":"Optimization by simulated annealing","volume":"220","author":"kirkpatrick","year":"1983","journal-title":"Science"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1985.1052337"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2003.813129"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2005.855790"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2012.6378208"},{"key":"10","first-page":"663","article-title":"A neutral netlist of 10 combinational benchmark circuits and a target translator in fortran","author":"brglez","year":"1985","journal-title":"Proc Int Symp Circuits and Systems"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2012.2191796"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2011.2168239"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2005.47"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2061131"},{"journal-title":"Single-Event Characterization of a 90-nm Bulk CMOS Digital Cell Library","year":"2010","author":"atkinson","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2006.884788"}],"event":{"name":"2014 IEEE 20th International On-Line Testing Symposium (IOLTS)","start":{"date-parts":[[2014,7,7]]},"location":"Platja d'Aro, Girona, Spain","end":{"date-parts":[[2014,7,9]]}},"container-title":["2014 IEEE 20th International On-Line Testing Symposium (IOLTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6867432\/6873658\/06873674.pdf?arnumber=6873674","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T18:59:37Z","timestamp":1498157977000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6873674\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,7]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/iolts.2014.6873674","relation":{},"subject":[],"published":{"date-parts":[[2014,7]]}}}