{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T04:09:41Z","timestamp":1725422981776},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,7]]},"DOI":"10.1109\/iolts.2014.6873675","type":"proceedings-article","created":{"date-parts":[[2014,8,19]],"date-time":"2014-08-19T17:48:18Z","timestamp":1408470498000},"page":"75-80","source":"Crossref","is-referenced-by-count":0,"title":["Cost-efficient of a cluster in a mesh SRAM-based FPGA"],"prefix":"10.1109","author":[{"given":"Saif Ur","family":"Rehman","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mounir","family":"Benabdenbi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lorena","family":"Anghel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"17","first-page":"213","article-title":"A new packing placement and routing tool for FPGA research","author":"betz","year":"1997","journal-title":"International Workshop on FPGAs"},{"article-title":"Programmable gate array, switch box and logic unit for such an array","year":"2010","author":"marrakchi","key":"15"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/639929.639936"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.27"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271114"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2013.6653622"},{"key":"3","first-page":"116","article-title":"Fast testable design for SRAM-based FPGAs","author":"doumar","year":"2000","journal-title":"IEICE Trans Inform Sys"},{"journal-title":"A Designer's Guide to Built-In Self-Test","year":"2002","author":"stroud","key":"2"},{"journal-title":"Zynq-7000 All Programmable SoC Overview DS 190 (vl 5)","year":"2013","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-011-5238-3"},{"key":"7","first-page":"1258","article-title":"BIST for Xilinx 4000 and Spartan Series FPGAs: A case study","author":"stroud","year":"2003","journal-title":"International Test Conference"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/SSST.2009.4806778"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-006-9319-7"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503069"},{"key":"9","first-page":"86","article-title":"The first clock cycle is a real BIST","author":"stroud","year":"2010","journal-title":"Proc Int on Embedded Systems and Applications"},{"key":"8","first-page":"29","article-title":"System-level Built-in Self-Test of global routing resources in Virtex-4 FPGAs","author":"yao","year":"2009","journal-title":"Proc IEEE Southeastern Symp on System Theory"}],"event":{"name":"2014 IEEE 20th International On-Line Testing Symposium (IOLTS)","start":{"date-parts":[[2014,7,7]]},"location":"Platja d'Aro, Girona, Spain","end":{"date-parts":[[2014,7,9]]}},"container-title":["2014 IEEE 20th International On-Line Testing Symposium (IOLTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6867432\/6873658\/06873675.pdf?arnumber=6873675","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T15:49:14Z","timestamp":1490284154000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6873675\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,7]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/iolts.2014.6873675","relation":{},"subject":[],"published":{"date-parts":[[2014,7]]}}}