{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T08:04:58Z","timestamp":1767773098699,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,7]]},"DOI":"10.1109\/iolts.2014.6873685","type":"proceedings-article","created":{"date-parts":[[2014,8,19]],"date-time":"2014-08-19T21:48:18Z","timestamp":1408484898000},"page":"134-139","source":"Crossref","is-referenced-by-count":10,"title":["Error masking with approximate logic circuits using dynamic probability estimations"],"prefix":"10.1109","author":[{"given":"A.","family":"Sanchez-Clemente","sequence":"first","affiliation":[]},{"given":"L.","family":"Entrena","sequence":"additional","affiliation":[]},{"given":"M.","family":"Garcia-Valderas","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2010.120"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2009.2014563"},{"key":"13","doi-asserted-by":"crossref","first-page":"1048","DOI":"10.1109\/43.536711","article-title":"HOPE: An efficient parallel fault simulator for synchronous sequential circuits","volume":"15","author":"lee","year":"1996","journal-title":"IEEE Trans on Computer-Aided Design of Integrated Circuits and Systems"},{"journal-title":"SYNOPSYS ARMENIA Educational Department","year":"0","key":"14"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/43.822627"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/43.310903"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996588"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2002.1175845"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2004.1311888"},{"key":"10","first-page":"221","article-title":"On testability of combinational networks","author":"brglez","year":"1984","journal-title":"Proc Int Symp Circuits and Systems"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700614"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2012.6313868"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2006.884352"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403593"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224279"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1979.1084687"}],"event":{"name":"2014 IEEE 20th International On-Line Testing Symposium (IOLTS)","start":{"date-parts":[[2014,7,7]]},"location":"Platja d'Aro, Girona, Spain","end":{"date-parts":[[2014,7,9]]}},"container-title":["2014 IEEE 20th International On-Line Testing Symposium (IOLTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6867432\/6873658\/06873685.pdf?arnumber=6873685","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,22]],"date-time":"2017-06-22T18:59:37Z","timestamp":1498157977000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6873685\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,7]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/iolts.2014.6873685","relation":{},"subject":[],"published":{"date-parts":[[2014,7]]}}}