{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T06:22:06Z","timestamp":1730269326755,"version":"3.28.0"},"reference-count":45,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,7]]},"DOI":"10.1109\/iolts.2014.6873686","type":"proceedings-article","created":{"date-parts":[[2014,8,19]],"date-time":"2014-08-19T21:48:18Z","timestamp":1408484898000},"page":"140-145","source":"Crossref","is-referenced-by-count":9,"title":["Versatile architecture-level fault injection framework for reliability evaluation: A first report"],"prefix":"10.1109","author":[{"given":"Nikos","family":"Foutris","sequence":"first","affiliation":[]},{"given":"Manolis","family":"Kaliorakis","sequence":"additional","affiliation":[]},{"given":"Sotiris","family":"Tselonis","sequence":"additional","affiliation":[]},{"given":"Dimitris","family":"Gizopoulos","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2007.15"},{"key":"35","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1816023"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1145\/1346281.1346315"},{"key":"36","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2004.1311888"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798242"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253674"},{"key":"15","article-title":"AgeSim: A simulation framework for evaluating the lifetime reliability of processor-based SoCs","author":"huang","year":"2010","journal-title":"DATE"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.188"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.321010"},{"key":"39","doi-asserted-by":"publisher","DOI":"10.1145\/1993744.1993755"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342774"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853212"},{"key":"37","article-title":"An integrated simulation inftrastructure for the entire memory hierarchy: Cache, dram, nonvolatile memory, and disk","volume":"17","author":"stevens","year":"2013","journal-title":"Intel Technology Journal"},{"key":"11","article-title":"Performance assessment of data prefetchers in high error rate technologies","author":"foutris","year":"2014","journal-title":"SELSE"},{"key":"38","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168940"},{"key":"12","article-title":"Sim-SODA: A unified framework for architectural level software reliabilty analysis","author":"fu","year":"2006","journal-title":"Workshop on Modeling Benchmarking and Simulation"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2014.50"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2005.88"},{"key":"43","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2004.1311877"},{"key":"42","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250719"},{"key":"41","article-title":"FIMSIM: A fault inejction infrastructure for microarchitectural simulators","author":"yalcin","year":"2011","journal-title":"ICCD"},{"key":"40","article-title":"Partial error masking to reducee soft error failure rate in logic circuits","author":"touba","year":"2003","journal-title":"DFT"},{"key":"45","article-title":"PTLsim: A cycle Accurate Full System x86-64 Microarchitectural Simulator","author":"yourst","year":"2007","journal-title":"ISPASS"},{"key":"44","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.22"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2011.5784599"},{"key":"23","article-title":"Instructionlevel impact analysis of low-level faults in a modern microprocessor controller","author":"maniatakos","year":"2010","journal-title":"IEEE ToC"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557158"},{"key":"25","article-title":"Effective statistical estimation of soft error vulnurability for complex designs","author":"mirkhani","year":"2014","journal-title":"SELSE"},{"key":"26","article-title":"A systesmatic methodology to compute the architectural vulnerability factors for a high-performance microprocessors","author":"mukherjee","year":"2004","journal-title":"Micro"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237024"},{"key":"28","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456958"},{"key":"29","article-title":"A model for transient fault propagation in combination logic","author":"papasso","year":"2003","journal-title":"IOLTS"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.18"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.69"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485976"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669128"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2014.96"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1225959"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488859"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751886"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669126"},{"key":"31","article-title":"MARSSx86: A full system simulator for multicore x86 CPUs","author":"patel","year":"2011","journal-title":"DAC"},{"key":"4","article-title":"Technology comparison for large last-level caches (L3Cs): Low-leakage SRAM, low write-energy STT-RAM, and refresh-optimized eDRAM","author":"chang","year":"2013","journal-title":"HPCA"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657044"},{"key":"8","article-title":"Shoestring: Probabilistic soft error reliability on the cheap","author":"feng","year":"2010","journal-title":"ASPLOS"}],"event":{"name":"2014 IEEE 20th International On-Line Testing Symposium (IOLTS)","start":{"date-parts":[[2014,7,7]]},"location":"Platja d'Aro, Girona, Spain","end":{"date-parts":[[2014,7,9]]}},"container-title":["2014 IEEE 20th International On-Line Testing Symposium (IOLTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/6867432\/6873658\/06873686.pdf?arnumber=6873686","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,23]],"date-time":"2017-03-23T19:54:10Z","timestamp":1490298850000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6873686\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,7]]},"references-count":45,"URL":"https:\/\/doi.org\/10.1109\/iolts.2014.6873686","relation":{},"subject":[],"published":{"date-parts":[[2014,7]]}}}