{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,5]],"date-time":"2026-10-05T07:37:10Z","timestamp":1791185830880,"version":"4.1.0"},"reference-count":20,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,7]]},"DOI":"10.1109\/iolts.2015.7229838","type":"proceedings-article","created":{"date-parts":[[2015,8,31]],"date-time":"2015-08-31T17:47:56Z","timestamp":1441043276000},"page":"89-94","source":"Crossref","is-referenced-by-count":4,"title":["Design space exploration and optimization of a Hybrid Fault-Tolerant Architecture"],"prefix":"10.1109","author":[{"given":"I.","family":"Wali","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"A.","family":"Virazel","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"A.","family":"Bosio","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"P.","family":"Girard","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"M. Sonza","family":"Reorda","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1994.315626"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028924"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024881"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2011.89"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2012.6231079"},{"key":"ref15","article-title":"EDA for IC Implementation, Circuit Design, and Process Technology","author":"luciano","year":"2006"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593171"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/PRDC.2008.54"},{"key":"ref18","year":"0"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2008.2006265"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2008.23"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1147\/rd.62.0200"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.887832"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2008.0127"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007145"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"ref2","article-title":"Fault Tolerant Systems","author":"koren","year":"2007"},{"key":"ref1","article-title":"International Technology Roadmap for Semiconductors (ITRS)","year":"2013","journal-title":"Semiconductor Industry Association"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2011.5993832"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2014.6868794"}],"event":{"name":"2015 IEEE 21st International On-Line Testing Symposium (IOLTS)","location":"Halkidiki, Greece","start":{"date-parts":[[2015,7,6]]},"end":{"date-parts":[[2015,7,8]]}},"container-title":["2015 IEEE 21st International On-Line Testing Symposium (IOLTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7217973\/7229816\/07229838.pdf?arnumber=7229838","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,24]],"date-time":"2017-03-24T23:17:20Z","timestamp":1490397440000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7229838\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,7]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/iolts.2015.7229838","relation":{},"subject":[],"published":{"date-parts":[[2015,7]]}}}