{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,2]],"date-time":"2025-12-02T15:01:22Z","timestamp":1764687682234,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2015,7]]},"DOI":"10.1109\/iolts.2015.7229858","type":"proceedings-article","created":{"date-parts":[[2015,8,31]],"date-time":"2015-08-31T21:47:56Z","timestamp":1441057676000},"page":"194-199","source":"Crossref","is-referenced-by-count":16,"title":["BTI and leakage aware dynamic voltage scaling for reliable low power cache memories"],"prefix":"10.1109","author":[{"given":"Daniele","family":"Rossi","sequence":"first","affiliation":[]},{"given":"Vasileios","family":"Tenentes","sequence":"additional","affiliation":[]},{"given":"Saqib","family":"Khursheed","sequence":"additional","affiliation":[]},{"given":"Bashir M.","family":"Al-Hashimi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"167","DOI":"10.1109\/TVLSI.2003.821550","article-title":"Circuit and microarchitectural techniques for reducing cache leakage power","volume":"12","author":"kim","year":"2004","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.5573\/JSTS.2013.13.2.87"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/SSST.2011.5753778"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2093938"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2011.45"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2015.7138752"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2071890"},{"key":"ref17","first-page":"735","article-title":"An efficient method to identify critical gates under circuit aging","author":"wang","year":"2007","journal-title":"Proc of IEEE\/ACM International Conf on Computer-Aided Design (ICCAD)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2049038"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2231949"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2006.10.012"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1998582.1998590"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2008.50"},{"journal-title":"Low Power Methodology Manual For System-on-Chip Design","year":"2007","author":"flynn","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003572"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700619"},{"year":"0","key":"ref1","article-title":"Predictive Technology Model (PTM)"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"378","DOI":"10.1145\/1062261.1062322","article-title":"Drowsy region-based caches: minimizing both dynamic and static power dissipation","author":"geiger","year":"2005","journal-title":"Proc of the 2nd conference on Computing Frontiers"}],"event":{"name":"2015 IEEE 21st International On-Line Testing Symposium (IOLTS)","start":{"date-parts":[[2015,7,6]]},"location":"Halkidiki, Greece","end":{"date-parts":[[2015,7,8]]}},"container-title":["2015 IEEE 21st International On-Line Testing Symposium (IOLTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7217973\/7229816\/07229858.pdf?arnumber=7229858","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,30]],"date-time":"2019-08-30T01:22:55Z","timestamp":1567128175000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7229858\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,7]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/iolts.2015.7229858","relation":{},"subject":[],"published":{"date-parts":[[2015,7]]}}}