{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T12:48:51Z","timestamp":1725454131477},"reference-count":39,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,7]]},"DOI":"10.1109\/iolts.2016.7604675","type":"proceedings-article","created":{"date-parts":[[2016,10,24]],"date-time":"2016-10-24T20:24:50Z","timestamp":1477340690000},"page":"72-77","source":"Crossref","is-referenced-by-count":1,"title":["ISA-independent post-silicon validation for the address translation mechanisms of modern microprocessors"],"prefix":"10.1109","author":[{"given":"George","family":"Papadimitriou","sequence":"first","affiliation":[]},{"given":"Athanasios","family":"Chatzidimitriou","sequence":"additional","affiliation":[]},{"given":"Dimitris","family":"Gizopoulos","sequence":"additional","affiliation":[]},{"given":"Ronny","family":"Morad","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/1736020.1736057"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.7873\/DATE2014.330"},{"key":"ref33","article-title":"The Art of Verification with Vera","author":"haque","year":"2001","journal-title":"Verification Central"},{"journal-title":"Technical Reference Manual","year":"2014","key":"ref32"},{"journal-title":"Document Number 328908–011","article-title":"Intel® Xeon® Processor E3–1200 v3 Series Specification Update","year":"2015","key":"ref31"},{"journal-title":"Document Number 322373–009","article-title":"Intel® Xeon® Processor 3400 Series Specification Update","year":"2010","key":"ref30"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2010.5699215"},{"key":"ref36","doi-asserted-by":"crossref","DOI":"10.1145\/2024716.2024718","article-title":"The gem5 simulator","author":"binkert","year":"2011","journal-title":"SIGARCH Comp Arch News"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228461"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228531"},{"article-title":"Modeling Language and Method for Address Translation Design Mechanisms in Test Generation","year":"0","author":"koyfman","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837280"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837279"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/54.895008"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2004.1277900"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/2.683005"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155666"},{"key":"ref17","article-title":"Deconfigurable Microprocessor Architectures for Post-silicon Validation Acceleration","author":"foutris","year":"2013","journal-title":"ISCA"},{"key":"ref18","article-title":"AMD's Quad-Core Barcelona Bug Revealed","author":"wolfe","year":"2007","journal-title":"Information Week"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798278"},{"journal-title":"Document Number 249199–071","article-title":"Intel® Pentium® 4 Processor Specification Update","year":"2008","key":"ref28"},{"article-title":"Method of Verification of Address Translation Mechanisms","year":"0","author":"katz","key":"ref4"},{"journal-title":"IBM PowerPC 750GX and 750GL RISC Microprocessor Errata Notice","year":"2006","key":"ref27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996578"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763252"},{"journal-title":"document number 302356–003","article-title":"Intel® Xeon® Processor 5100 Series Specification Update","year":"2012","key":"ref29"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593183"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217542"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232990"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MTV.2003.1250255"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.1999.761162"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815970"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-03077-7_12"},{"key":"ref22","article-title":"Reversi: Postsilicon Validation System for Modern Microprocessors","author":"wagner","year":"2008","journal-title":"ICCD"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2001.935512"},{"journal-title":"Technical Report 41322 Revision 3 92","article-title":"Revision Guide for AMD Family 10h Processors","year":"2012","key":"ref24"},{"journal-title":"Publication 25759 Revision 3 79","article-title":"Revision Guide for AMD Athlon64 and AMD Opteron Processors","year":"2009","key":"ref23"},{"journal-title":"tech report 309222–016","article-title":"Intel Core Duo Processor and Intel Core Solo Processor on 65nm Process Specification Update","year":"2009","key":"ref26"},{"journal-title":"IBM PowerPC 750FX and 750FL RISC Microprocessor Errata List DD2 X version 1 4","year":"2008","key":"ref25"}],"event":{"name":"2016 IEEE 22nd International Symposium on On-Line Testing and Robust System Design (IOLTS)","start":{"date-parts":[[2016,7,4]]},"location":"Sant Feliu de Guixols, Spain","end":{"date-parts":[[2016,7,6]]}},"container-title":["2016 IEEE 22nd International Symposium on On-Line Testing and Robust System Design (IOLTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7589476\/7604654\/07604675.pdf?arnumber=7604675","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,25]],"date-time":"2017-06-25T01:59:15Z","timestamp":1498355955000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7604675\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,7]]},"references-count":39,"URL":"https:\/\/doi.org\/10.1109\/iolts.2016.7604675","relation":{},"subject":[],"published":{"date-parts":[[2016,7]]}}}