{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T06:22:17Z","timestamp":1730269337621,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,7]]},"DOI":"10.1109\/iolts.2016.7604676","type":"proceedings-article","created":{"date-parts":[[2016,10,24]],"date-time":"2016-10-24T20:24:50Z","timestamp":1477340690000},"page":"78-83","source":"Crossref","is-referenced-by-count":1,"title":["Flexible in-silicon checking of run-time programmable assertions"],"prefix":"10.1109","author":[{"given":"Yumin","family":"Zhou","sequence":"first","affiliation":[]},{"given":"Oliver","family":"Bringmann","sequence":"additional","affiliation":[]},{"given":"Wolfgang","family":"Rosenstiel","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2012.04.016"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/s10703-013-0199-z"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/HLDVT.2000.889578"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915111"},{"key":"ref14","first-page":"120","article-title":"Optimized temporal logic compilation","volume":"9","author":"krebs","year":"2003","journal-title":"J UCS"},{"journal-title":"On-Chip Communication Architectures System on Chip Interconnect","year":"2010","author":"pasricha","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.2298\/FUEE0603405M"},{"article-title":"The zynq book tutorials for zybo and zedboard","year":"2015","author":"crockett","key":"ref17"},{"key":"ref18","article-title":"Vivado design suite","volume":"5","author":"feist","year":"2012","journal-title":"White Paper"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718366"},{"journal-title":"A Practical Guide for SystemVerilog Assertions","year":"2005","author":"vijayaraghavan","key":"ref4"},{"key":"ref3","article-title":"Property specification language reference manual","author":"albin","year":"2004","journal-title":"Technical Report Version 1 1 Accellera Tech Rep"},{"article-title":"Focs property checkers generator, version 2.04","year":"2007","author":"alphaworks","key":"ref6"},{"journal-title":"Post-Silicon and Runtime Verification for Modern Processors","year":"2010","author":"wagner","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146916"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1297666.1297670"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-8586-4"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-69850-0_8"},{"key":"ref9","first-page":"90","article-title":"A case study of time-multiplexed assertion checking for post-silicon debugging","author":"gao","year":"2010","journal-title":"High Level Design Validation and Test Workshop (HLDVT) 2010 IEEE International"}],"event":{"name":"2016 IEEE 22nd International Symposium on On-Line Testing and Robust System Design (IOLTS)","start":{"date-parts":[[2016,7,4]]},"location":"Sant Feliu de Guixols, Spain","end":{"date-parts":[[2016,7,6]]}},"container-title":["2016 IEEE 22nd International Symposium on On-Line Testing and Robust System Design (IOLTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7589476\/7604654\/07604676.pdf?arnumber=7604676","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,11,16]],"date-time":"2016-11-16T14:22:37Z","timestamp":1479306157000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7604676\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,7]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/iolts.2016.7604676","relation":{},"subject":[],"published":{"date-parts":[[2016,7]]}}}