{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T16:25:18Z","timestamp":1764174318810},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,7]]},"DOI":"10.1109\/iolts.2016.7604682","type":"proceedings-article","created":{"date-parts":[[2016,10,24]],"date-time":"2016-10-24T20:24:50Z","timestamp":1477340690000},"page":"115-120","source":"Crossref","is-referenced-by-count":5,"title":["Susceptible workload driven selective fault tolerance using a probabilistic fault model"],"prefix":"10.1109","author":[{"given":"Mauricio D.","family":"Gutierrez","sequence":"first","affiliation":[]},{"given":"Vasileios","family":"Tenentes","sequence":"additional","affiliation":[]},{"given":"Tom J.","family":"Kazmierski","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"213","article-title":"Implementation of selective fault tolerance with conventional synthesis tools","year":"2011","journal-title":"Design and Diagnostics of Electronic Circuits Systems (DDECS) 2011 IEEE 14th InternationalSymposium on"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244099"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2006.260952"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/43.9188"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907228"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456928"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2010.33"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2079961"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2011.75"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2013.2256394"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2004.1319660"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.246"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2375232"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2010.5469589"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2008.30"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2012.6261262"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.131"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.54"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2010.5560191"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/SACI.2012.6250014"},{"year":"0","key":"ref22","article-title":"Abc: A system for sequential synthesis and verification"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224279"}],"event":{"name":"2016 IEEE 22nd International Symposium on On-Line Testing and Robust System Design (IOLTS)","start":{"date-parts":[[2016,7,4]]},"location":"Sant Feliu de Guixols, Spain","end":{"date-parts":[[2016,7,6]]}},"container-title":["2016 IEEE 22nd International Symposium on On-Line Testing and Robust System Design (IOLTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7589476\/7604654\/07604682.pdf?arnumber=7604682","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2016,11,16]],"date-time":"2016-11-16T14:42:26Z","timestamp":1479307346000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7604682\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,7]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/iolts.2016.7604682","relation":{},"subject":[],"published":{"date-parts":[[2016,7]]}}}