{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T07:35:31Z","timestamp":1729668931749,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,7]]},"DOI":"10.1109\/iolts.2016.7604690","type":"proceedings-article","created":{"date-parts":[[2016,10,24]],"date-time":"2016-10-24T20:24:50Z","timestamp":1477340690000},"page":"155-160","source":"Crossref","is-referenced-by-count":1,"title":["Scalable FPGA graph model to detect routing faults"],"prefix":"10.1109","author":[{"given":"L.","family":"Sterpone","sequence":"first","affiliation":[]},{"given":"G.","family":"Cabodi","sequence":"additional","affiliation":[]},{"given":"S.F.","family":"Finocchiaro","sequence":"additional","affiliation":[]},{"given":"C.","family":"Loiacono","sequence":"additional","affiliation":[]},{"given":"F.","family":"Savarese","sequence":"additional","affiliation":[]},{"given":"B.","family":"Du","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"17","article-title":"A novel approach to FPGA-based hardware fault modeling and simulation","author":"parreira","year":"2003","journal-title":"Proc IEEE Workshop Design Diagn Electron Circuits Syst"},{"key":"ref3","first-page":"495","article-title":"Overcoming the serial logic simulation bottleneck in parallel fault simulation","author":"rudnick","year":"1997","journal-title":"10th InternationalConference on VLSI Design (VLSI Design 1997) 4–7 January 1997"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ReCoSoC.2011.5981545"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-7595-9"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.69"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2002.1173534"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/54.867894"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2014.2329419"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386984"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/123186.123396"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041812"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"135","DOI":"10.1561\/1000000005","article-title":"FPGA architecture: Survey and challenges","volume":"2","author":"kuon","year":"2008","journal-title":"Found Trends Electron Des Autom"}],"event":{"name":"2016 IEEE 22nd International Symposium on On-Line Testing and Robust System Design (IOLTS)","start":{"date-parts":[[2016,7,4]]},"location":"Sant Feliu de Guixols, Spain","end":{"date-parts":[[2016,7,6]]}},"container-title":["2016 IEEE 22nd International Symposium on On-Line Testing and Robust System Design (IOLTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7589476\/7604654\/07604690.pdf?arnumber=7604690","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,25]],"date-time":"2017-06-25T01:59:15Z","timestamp":1498355955000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7604690\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,7]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/iolts.2016.7604690","relation":{},"subject":[],"published":{"date-parts":[[2016,7]]}}}