{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T17:09:09Z","timestamp":1725383349626},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2016,7]]},"DOI":"10.1109\/iolts.2016.7604708","type":"proceedings-article","created":{"date-parts":[[2016,10,24]],"date-time":"2016-10-24T20:24:50Z","timestamp":1477340690000},"page":"227-232","source":"Crossref","is-referenced-by-count":0,"title":["Conditional soft-edge flip-flop for SET mitigation"],"prefix":"10.1109","author":[{"given":"Panagiotis","family":"Sismanoglou","sequence":"first","affiliation":[]},{"given":"Dimitris","family":"Nikolos","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"611","article-title":"Logic SER reduction through flip-flop redesign","author":"joshi","year":"2006","journal-title":"Proc of ISQED"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397342"},{"key":"ref12","first-page":"1","article-title":"Design and implementation of soft-edge flip-flops for x86_64 AMD microprocessor modules","author":"dillen","year":"2012","journal-title":"Proc of IEEE CICC"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2268272"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2015.29"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.47.2779"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/23.556880"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2005.70"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2013.2255624"},{"year":"0","key":"ref19"},{"key":"ref4","first-page":"126","article-title":"A highly-efficient technique for reducting soft errors in statis CMOS circuits","author":"krishnamohan","year":"2004","journal-title":"Proc of IEEE ICCD"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766651"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.137"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2006.41"},{"key":"ref8","article-title":"Mitigating single event upsets from combinational logic","author":"hass","year":"1998","journal-title":"Proc 5th NASA Symp on VLSI Design"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI.2008.99"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028924"},{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.1201\/b18132","author":"autran","year":"2015","journal-title":"Soft Errors From Particles to Circuits"},{"key":"ref9","first-page":"29","article-title":"Combinational logic soft error correction","author":"mitra","year":"2009","journal-title":"Proc of ITC"},{"year":"0","key":"ref20"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2013.2288572"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2009.5173251"}],"event":{"name":"2016 IEEE 22nd International Symposium on On-Line Testing and Robust System Design (IOLTS)","start":{"date-parts":[[2016,7,4]]},"location":"Sant Feliu de Guixols, Spain","end":{"date-parts":[[2016,7,6]]}},"container-title":["2016 IEEE 22nd International Symposium on On-Line Testing and Robust System Design (IOLTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7589476\/7604654\/07604708.pdf?arnumber=7604708","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,15]],"date-time":"2019-09-15T00:06:57Z","timestamp":1568506017000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7604708\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,7]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/iolts.2016.7604708","relation":{},"subject":[],"published":{"date-parts":[[2016,7]]}}}