{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T06:22:23Z","timestamp":1730269343378,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,7]]},"DOI":"10.1109\/iolts.2017.8046171","type":"proceedings-article","created":{"date-parts":[[2017,9,29]],"date-time":"2017-09-29T16:57:02Z","timestamp":1506704222000},"page":"17-20","source":"Crossref","is-referenced-by-count":1,"title":["Controller augmentation and test point insertion at RTL for concurrent operational unit testing"],"prefix":"10.1109","author":[{"given":"Toshinori","family":"Hosokawa","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shun","family":"Takeda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroshi","family":"Yamazaki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Masayoshi","family":"Yoshimura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2008.39"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894217"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.1013895"},{"key":"ref6","first-page":"325","article-title":"RTL Test Point Insertion to Reduce Delay Test Volume","author":"balakrishnam","year":"2007","journal-title":"Proc VLSI Test Symposium"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2002.1181727"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2001.990302"},{"key":"ref7","first-page":"1001","article-title":"Hierarchical test generation using pre computed tests for modules","volume":"16","author":"murray","year":"1990","journal-title":"IEEE Trans on Comp -Aided Design of Int Circ and Sys"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1994.292312"},{"key":"ref9","first-page":"1474","article-title":"Two Test Generation Methods Using a Compacted Test Table and a Compacted Test Plan Table for RTL Data Path Circuits","volume":"e85 d","author":"hosokawa","year":"2002","journal-title":"IEICE Trans on Information and Systems"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/43.476580"}],"event":{"name":"2017 IEEE 23rd International Symposium on On-Line Testing and Robust System Design (IOLTS)","start":{"date-parts":[[2017,7,3]]},"location":"Thessaloniki, Greece","end":{"date-parts":[[2017,7,5]]}},"container-title":["2017 IEEE 23rd International Symposium on On-Line Testing and Robust System Design (IOLTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8030509\/8046164\/08046171.pdf?arnumber=8046171","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,10,27]],"date-time":"2017-10-27T17:41:06Z","timestamp":1509126066000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8046171\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,7]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/iolts.2017.8046171","relation":{},"subject":[],"published":{"date-parts":[[2017,7]]}}}