{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,21]],"date-time":"2025-08-21T17:30:19Z","timestamp":1755797419610,"version":"3.28.0"},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,7]]},"DOI":"10.1109\/iolts.2017.8046198","type":"proceedings-article","created":{"date-parts":[[2017,9,29]],"date-time":"2017-09-29T20:57:02Z","timestamp":1506718622000},"page":"51-56","source":"Crossref","is-referenced-by-count":22,"title":["Voltage margins identification on commercial x86-64 multicore microprocessors"],"prefix":"10.1109","author":[{"given":"George","family":"Papadimitriou","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manolis","family":"Kaliorakis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Athanasios","family":"Chatzidimitriou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Charalampos","family":"Magdalinos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dimitris","family":"Gizopoulos","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798233"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.35"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283808"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183526"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337188"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/871506.871562"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658654"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.22"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669126"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.61"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.54"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485948"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669136"},{"key":"ref5","article-title":"Dynamic voltage and frequency scaling: the laws of diminishing returns","author":"le sueur","year":"2010","journal-title":"ACM Int Conf Power Aware Comput Syst (HotPower)"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.28"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993645"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2871167"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090651"},{"key":"ref1","article-title":"Accurate Characterization of the Variability in Power Consumption in Modern Mobile Processors","author":"balaji","year":"2012","journal-title":"Proc USENIX Conf Power Aware Computing and Systems (HotPower)"},{"key":"ref20","first-page":"1","article-title":"Active management of timing guardband to save energy in POWER7","author":"lefurgy","year":"2009","journal-title":"International Symposium on Microarchitecture (MICRO)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830811"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830814"},{"journal-title":"Windows Hardware Error Architecture (WHEA)","year":"0","key":"ref24"},{"key":"ref23","first-page":"15","volume":"3b","year":"2017","journal-title":"Intel 64 and IA-32 architectures software developer's manual"},{"journal-title":"Intel® Extreme Tuning Utility (Intel® XTU)","year":"0","key":"ref26"},{"key":"ref25","doi-asserted-by":"crossref","DOI":"10.1145\/1186736.1186737","article-title":"SPEC CPU2006 benchmark descriptions","author":"henning","year":"2006","journal-title":"SIGARCH Comput Archit"}],"event":{"name":"2017 IEEE 23rd International Symposium on On-Line Testing and Robust System Design (IOLTS)","start":{"date-parts":[[2017,7,3]]},"location":"Thessaloniki, Greece","end":{"date-parts":[[2017,7,5]]}},"container-title":["2017 IEEE 23rd International Symposium on On-Line Testing and Robust System Design (IOLTS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8030509\/8046164\/08046198.pdf?arnumber=8046198","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,10,4]],"date-time":"2019-10-04T03:42:13Z","timestamp":1570160533000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8046198\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,7]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/iolts.2017.8046198","relation":{},"subject":[],"published":{"date-parts":[[2017,7]]}}}